



Single-Cycle Processor Diagram



Arithmetic Logic Unit Summary




Inputs
Instruction
zFlag

Outputs
Mux: ALU Operand 2 Sel
ALU Operation (aluop_t)
Mux: Sign Extension Type Sel
Mux: newPC Line Sel
Mux: Writeback Destination Sel
Mux: Writeback Value Sel
Mux: Rs <--> Rt switch (SLL/SRL)

ALU Operations
SLL B << A[4:0]
SRL B >> A[4:0]
ADD A + B
SUB A - B
AND A & B
OR A B
XOR A ^ B
NOR ~(A B)
SLT (A < B)? 1 : 0, signed
SLTU (A < \$B)? 1 : 0, unsigned

Request Unit Logic



PC Logic

