## **Single-Cycle Processor Diagram** regWEN \$0 aluOperand1 Rdat1 \$1 aluOperand2 ALU → ALUresult Register File Rdat2 iREN internal aluOp (aluop\_t) \$31 dREN mux ✓ immType logic Update registers on most instructions @ posedge clock. MUX Sign Zero Extend iAddr ramREN 00 01 10 11 32 for LUI (<imm16>) << 16 ramWEN Memory Controller 32 RAM (combinational) dmemload PC 32 Logic Control / 32 32 32 Control opcode ALUresult Unit Cache Rd Rdat1 (R[Rs]) Rs Datapath Rdat2(R[Rt])Rt Request <bAddr> Unit cache\_control\_if <jAddr> flushed ccSnoopAddr (all of module I/O) →nextPC · ALUresult PC PC Control KEY -dmemREN-Unit Outputs Unused dmemaddr Internal Identifier aluSRC (1-bit) Interface Identifier immType (1-bit) dmemload used for loading from memory newPCsrc(2-bit) Control Unit Output to register file (LW instruction) wbRegSRC (2-bit)

imemload used for every instruction


dmemaddr derived from opcode and ALUresult

Request Unit I/O

Datapath Module

wbValSRC (2-bit)

## **Arithmetic Logic Unit Summary**



OR

XOR

NOR

 $A \mid B$ 

A ^ B

~(A | B)

(A < B)? 1:0, signed

SLTU (A < \$B)? 1:0, unsigned

