



NPTEL ONLINE CERTIFICATION COURSES

Course Name: Hardware Security

Faculty Name: Prof Debdeep Mukhopadhyay

Department : Computer Science and Engineering

Topic

Lecture 03: Algorithm to Hardware

CONCEPTS COVERED


- ❑ Data-Path & Control-Path
- ❑ Identification of Data-Path elements
- ❑ Control Path Design
- ❑ Data-Path and Control-Path design of gcd processor
- ❑ Performance modeling on FPGAs



Mapping an Algorithm to Hardware

- **Conversion of an algorithm to an efficient hardware is a challenging task:** Performance is a key-decider.
- For an efficient design, one needs to:
 - Understand the components of a hardware design
 - Understand the architecture of the design

Data-path elements are the computational units of the design



Control-path elements sequence the data flow through the data-path elements.

Case Study: Binary gcd processor

- **Input:** Integers u and v
- **Output:** Greatest Common Divisor of u and v , $z = \text{gcd}(u, v)$
- while ($u \neq v$) do
 - If (u and v are even)
 - $z = 2\text{gcd}(u/2, v/2)$
 - else if (u is even and v is odd)
 - $z = \text{gcd}(u/2, v)$
 - else if (u is odd and v is even)
 - $z = \text{gcd}(u, v/2)$

else

if ($u \geq v$)

$z = \text{gcd}((u-v)/2, v)$

else

$z = \text{gcd}(u, (v-u)/2)$

We need to realize a co-processor on FPGA to compute gcd of two given numbers

References: Hardware Security: Design, Threats, and Safeguards, CRC Press.

Identification of the States of the Algorithm

- **Input:** Integers u and v
- **Output:** Greatest Common Divisor of u and v , $z = \text{gcd}(u, v)$

register u and v

$XR = u$, $YR = v$, $\text{count} = 0$

while ($XR \neq YR$) do

 If ($!XR[0]$ and $!YR[0]$)

$XR = \text{RIGHT_SHIFT}(XR)$

$YR = \text{RIGHT_SHIFT}(YR)$

$\text{Count} = \text{Count} + 1$

else if ($XR[0]$ and $!YR[0]$)

$YR = \text{RIGHT_SHIFT}(YR)$

else if ($!XR[0]$ and $YR[0]$)

$XR = \text{RIGHT_SHIFT}(XR)$

else

 if ($XR \geq YR$)

$XR = \text{RIGHT_SHIFT}(XR - YR)$

 else

$YR = \text{RIGHT_SHIFT}(YR - XR)$

while ($\text{count} > 0$)

$XR = \text{LEFT_SHIFT}(XR)$

$\text{count} = \text{count} - 1$

State 2

State 3

State 4

State 5

State 0

State 1

References: Hardware Security: Design, Threats, and Safeguards, CRC Press.



Identification of the Data Path Elements

- Subtractor
- Complementer
- Right Shifter
- Left Shifter
- Counter
- Multiplexer:
 - Required in large numbers for the switching necessary for the computations done in the datapath.
 - Selection lines in the multiplexer are configured by the control circuitry, which is essentially a state machine.

References: Hardware Security: Design, Threats, and Safeguards, CRC Press.




Identification of the State Machine of the Control Path

- Control Path is a sequential design.
- It can be represented by a state machine.
- In this example, there are 6 states.
- The controller receives inputs from the partial computations of the datapath.
- Based on the current state and input, it performs state transitions.
- It also produces control signals which configures the datapath elements or switches the multiplexers to sequence the dataflow.

References: Hardware Security: Design, Threats, and Safeguards, CRC Press.




Data Path Architecture



References: Hardware Security: Design, Threats, and Safeguards, CRC Press.

- The data-path stores the value of X_R and Y_R in two registers.
- Registers are **loadable**, ie. X_R is updated when say $load_X_R$ is high.
- Values of u and v are initially loaded through the **input multiplexer**, using the control signal $load_uv$.
- Least bits of X_R and Y_R are passed to the controller to indicate whether present values of X_R and Y_R are even or not.
- Next iteration values of X_R and Y_R are fed back after needed computations, and this is controlled by the signal $update_X_R$ and $update_Y_R$.

Data Path Architecture



Data path comprising of computational and switching elements

- Computations on X_R and Y_R are:
 - Division by 2, which is done by two **Right Shifters**.
 - Subtraction, Equality Check ($X_R \neq Y_R$), Comparison ($X_R \geq Y_R$), all of which is done by a **Subtractor**.
 - In case, when $X_R < Y_R$, subtraction $Y_R - X_R$ is to be performed, which is obtained by a **Complementer**.
- Next iteration values of X_R and Y_R are loaded, either directly or after subtraction, which is controlled by the signal $load_X_R_after_sub$ and $load_Y_R_after_sub$
- Circuit also has an **updown counter**, which increments when both X_R and Y_R are even.
 - Finally, when $X_R = Y_R$, the result is obtained by computing $2^{count(X_R)}$, which is done by a **Left Shifter**, until count becomes 0.

State Machine of the Controller

Present State	Next State					Output Signals										
	0____	100__	110__	101__	111__	<i>load</i> <i>uv</i>	<i>update</i> <i>X_R</i>	<i>update</i> <i>Y_R</i>	<i>load</i> <i>X_R</i>	<i>load</i> <i>Y_R</i>	<i>load_X_R</i> <i>after_sub</i>	<i>load_Y_R</i> <i>after_sub</i>	<i>Update</i> <i>counter</i>	<i>Inc</i> <i>/Dec</i>	<i>left</i> <i>shift</i>	<i>count</i> <i>zero</i>
<i>S</i> ₀	<i>S</i> ₅	<i>S</i> ₁	<i>S</i> ₂	<i>S</i> ₃	<i>S</i> ₄	1	0	0	1	1	0	0	0	—	—	—
<i>S</i> ₁	<i>S</i> ₅	<i>S</i> ₁	<i>S</i> ₂	<i>S</i> ₃	<i>S</i> ₄	0	1	1	1	1	0	0	1	1	—	—
<i>S</i> ₂	<i>S</i> ₅	<i>S</i> ₁	<i>S</i> ₂	<i>S</i> ₃	<i>S</i> ₄	0	0	1	0	1	0	0	0	—	—	—
<i>S</i> ₃	<i>S</i> ₅	<i>S</i> ₁	<i>S</i> ₂	<i>S</i> ₃	<i>S</i> ₄	0	1	0	1	0	0	0	0	—	—	—
<i>S</i> ₄ (<i>X_R</i> ≥ <i>Y_R</i>)	<i>S</i> ₅	<i>S</i> ₁	<i>S</i> ₂	<i>S</i> ₃	<i>S</i> ₄	0	1	0	1	0	1	0	0	—	—	—
<i>S</i> ₄ (<i>X_R</i> < <i>Y_R</i>)	<i>S</i> ₅	<i>S</i> ₁	<i>S</i> ₂	<i>S</i> ₃	<i>S</i> ₄	0	0	1	0	1	0	1	0	—	—	—
<i>S</i> ₅	<i>S</i> ₅	<i>S</i> ₅	<i>S</i> ₅	<i>S</i> ₅	<i>S</i> ₅	0	0	0	0	0	0	0	1	0	1	0

There are 6 States of the Controller.

Controller receives 4 inputs from the data-path: [($XR \neq YR$), $XR[0]$, $YR[0]$, $XR \geq YR$]

Example:

Present State: S_0

load_{uv}=1, load_{XR}=load_{YR}=1.

Input=(0xxx)=> $XR=YR$ =>Next State is S_5 .

Input=(100x)=> $XR \neq YR$, both XR and YR are even=>Next State is S_1 .

State Machine of the Controller

Present State	Next State					Output Signals										
	0____	100__	110__	101__	111__	<i>load</i> <i>uv</i>	<i>update</i> <i>X_R</i>	<i>update</i> <i>Y_R</i>	<i>load</i> <i>X_R</i>	<i>load</i> <i>Y_R</i>	<i>load_X_R</i> <i>after_sub</i>	<i>load_Y_R</i> <i>after_sub</i>	<i>Update</i> <i>counter</i>	<i>Inc</i> <i>/Dec</i>	<i>left</i> <i>shift</i>	<i>count</i> <i>zero</i>
<i>S</i> ₀	<i>S</i> ₅	<i>S</i> ₁	<i>S</i> ₂	<i>S</i> ₃	<i>S</i> ₄	1	0	0	1	1	0	0	0	—	—	—
<i>S</i> ₁	<i>S</i> ₅	<i>S</i> ₁	<i>S</i> ₂	<i>S</i> ₃	<i>S</i> ₄	0	1	1	1	1	0	0	1	1	—	—
<i>S</i> ₂	<i>S</i> ₅	<i>S</i> ₁	<i>S</i> ₂	<i>S</i> ₃	<i>S</i> ₄	0	0	1	0	1	0	0	0	—	—	—
<i>S</i> ₃	<i>S</i> ₅	<i>S</i> ₁	<i>S</i> ₂	<i>S</i> ₃	<i>S</i> ₄	0	1	0	1	0	0	0	0	—	—	—
<i>S</i> ₄ (<i>X_R</i> ≥ <i>Y_R</i>)	<i>S</i> ₅	<i>S</i> ₁	<i>S</i> ₂	<i>S</i> ₃	<i>S</i> ₄	0	1	0	1	0	1	0	0	—	—	—
<i>S</i> ₄ (<i>X_R</i> < <i>Y_R</i>)	<i>S</i> ₅	<i>S</i> ₁	<i>S</i> ₂	<i>S</i> ₃	<i>S</i> ₄	0	0	1	0	1	0	1	0	—	—	—
<i>S</i> ₅	<i>S</i> ₅	<i>S</i> ₅	<i>S</i> ₅	<i>S</i> ₅	<i>S</i> ₅	0	0	0	0	0	0	0	1	0	1	0

Present State: S_1

load_{uv}=0, load_{XR}=load_{YR}=1, update_{XR}=update_{YR}=1, Update Counter=1, Inc/Dec=1.

Input=(0xxx)=>XR=YR=>Next State is S_5 .

Input=(100x)=>XR!=YR, both XR and YR are even=>Next State is S_1 .

Input=(110x)=>XR!=YR, XR is odd, YR is even=>Next State is S_2 .

Performance Evaluation of the Design

- One of the primary goals of developing a hardware design is performance.
- But performance is context sensitive.
- We revise some general definitions:
 - In a combinational circuit, the critical path delay is vital.
 - Synthesis tool assumes that all combinational paths in the design are to be performed in a single clock period.
 - Critical path is the maximum delay of a combinational path between two registers.
 - Critical path gives an upper bound to the clock frequency, f_{clk} , say f_{max}


Performance Evaluation of the Design (Contd.)

- For a sequential circuit, like the gcd processor, number of clock cycles is also important.
- In the gcd processor, the number of clock cycles vary with the input, and is proportional to the bit length of the bigger argument.
- On an average, if the cycles required are cc_{avg} , then the total computation time is $t_c = cc_{avg} / f_{max}$
- If the number of bytes of data being simultaneously processed is Nb, then the throughput of the hardware, is $T = Nb / t_c = Nb(f_{max} / cc_{avg})$.

Resource Consumption

The other important aspect is resource consumed.

In context to FPGAs, the resources largely comprise of slices, which are made of LUTs, and flip-flops.



- **LUT Structure of Xilinx Virtex-4**

- Four Input , One Output.
- Can contain 16x1 SRAM.
- Can implement any four input

truth table.

LUT Utilization

Compact designs will be realized when the LUTs are utilized.

$y_1 = x_1 \oplus x_2 \oplus x_3 \oplus x_4$ requires 1 LUT

$y_2 = x_1 \oplus x_2$ requires 1 LUT.

Thus, y_2 results in an under utilized LUT.

Design goal is to reduce the number of under utilized LUTs

LUT Under Utilization

Minimum number of LUTs required for a q -bit combinational circuit (for 4 input LUT)

$$\# LUT(q) = \begin{cases} 0, & \text{if } q=1 \\ 1, & \text{if } 1 < q \leq 4 \\ \lceil q/3 \rceil, & \text{if } q > 4 \text{ and } q \bmod 3 = 2 \\ \lfloor q/3 \rfloor, & \text{if } q > 4 \text{ and } q \bmod 3 \neq 2 \end{cases}$$

Delay of a q -bit combinational circuit.

$$DELAY(q) = \lceil \log_4(q) \rceil D_{LUT}$$


LUT_k denotes that k inputs out of 4 are used by the design block realized by the LUT.

$$\%UnderUtilizedLUTs = \frac{LUT_2 + LUT_3}{LUT_2 + LUT_3 + LUT_4} * 100$$

LUTs in Critical Path to Measure Delay

Delay in FPGAs comprise of both LUT and routing delay, and thus is more complex to analyze.

Through experiments one can however see that for combinational circuits, the delay varies linearly with the number of LUTs in the critical path.



Linear relationship between number of LUTs in Critical Path and Delay of a Combinational Multiplier of increasing dimensions.


References: Hardware Security: Design, Threats, and Safeguards, CRC Press.

Modeling the Components of the gcd processor

Most important component in the data-path of the gcd processor is subtractor, which can be realized by an adder.

On FPGA platforms, carry chain based adder are specially optimized and are fast.

For Xilinx Virtex IV FPGAs, s is almost 17.



The carry chains use m-MUXCY for m-bit adder.

They are much faster compared to the LUTs which are used for other parts of the circuit.

So, in order to compare we scale the delay, and state:

$$D_{add} (or D_{sub}) = \lceil m/s \rceil$$

References: Hardware Security: Design, Threats, and Safeguards, CRC Press.

Modeling the Multiplexer


- **2^t:1 Multiplexer:** Output is a Boolean function of (2^t+t) variables.
- So, for each bit output, it requires $\text{lut}(2^t+t)$ LUTs.
- For, an m-bit gcd multiplier, hence no. of LUTs is $m * \text{lut}(2^t+t)$
- **Delay:** DMUX = $\lceil \log_4(2^t + t) \rceil$

Total LUT Estimate of the gcd processor


- Sum of the LUTs for MUXA, MUXB, MUXC, MUXD, and the subtractor along with the complementer (which is another subtractor).
- The state machine is assumed to consume very less LUTs and is ignored.
- Total number of 4-LUTs in the entire circuit:

$$\# LUT_{gcd} = 2 LUT_{subtractor} + LUT_{MUXA} + LUT_{MUXB} + LUT_{MUXC} + LUT_{MUXD}$$

Total Delay Estimate of the gcd processor



Total Delay Estimate of the gcd processor



- Critical path of the design:

subtractor \rightarrow complementer \rightarrow MUXD \rightarrow MUXB \rightarrow MUXA.

$$D_{gcd} = 2D_{sub} + D_{MUXD} + D_{MUXB} + D_{MUXA}$$


$$= 2 \left[m/s \right] + 1 + 1 + 1 = 3 + 2 \left[m/s \right]$$

Note that the delay of MUXA comes from the fact that the multiplexer is made of 2 smaller 2-input multiplexers in parallel: one input writing to X_R , while the other writing to Y_R .


Experimental Exploration

- The above design was synthesized using Xilinx ISE tools and targeted on a Virtex-4 FPGA.
- Objective of the experiment was to study the above dependence on the LUT utilization and to estimate the critical path delay for the circuit.
- The objective of the exploration is to see the trend, and not the exact figures.
- We vary the bit length of the gcd processor, and repeat the experiments to study the scalability of the design.
- This helps in design exploration, as we are able to understand the dependence and tweak the design early in the design cycle.

LUT utilization




(a) LUT utilization of the gcd processor (hierarchy on)




(b) LUT utilization of the gcd processor (hierarchy flattened)

Delay Estimation



(a) Critical Path Delay of the gcd processor (hierarchy on)




(b) Critical Path Delay of the gcd processor (hierarchy flattened)

References

References:

- ❑ Debdeep Mukhopadhyay and Rajat Subhra Chakraborty, Hardware Security: Design, Threats and Safeguards, CRC Press



Conclusion

Conclusion:

Proper division of data and control paths, is a key to design a hardware architecture for an algorithm.

Always start design with a nice architecture diagram: that is the 0th step of VLSI Design!

Performance modeling can be a useful tool to guide the exploration.

More than accurate estimations one can observe trends in the design which can be helpful to make early decisions





NPTEL ONLINE CERTIFICATION COURSES

**Thank
you!**