






Device Pin configuration



























DTGC CPLD R112 0 LMK_ADC_CLK_DIV_CMOS R116 ___10.0k R117 ___10.0k R118 ___10.0k




ADC SERDES (JESD204b) Output







CML1_OUTP CML1_OUTM	C107 0.1uF P800-C6 C110 0.1uF P800-C7	CML5_OUTP CML5_OUTM	C108 0.1uF P800-A1 C111 0.1uF P800-A1
CML2_OUTP CML2_OUTM	C114 0.1uF P800-A2 C116 0.1uF P800-A3	CML6_OUTP CML6_OUTM	C113 0.1uF P800-A11
CML3_OUTP CML3_OUTM	C119 0.1uF P800-A6 C121 0.1uF P800-A7	CML7_OUTP CML7_OUTM	C120 0.1uF P800-B10 C122 0.1uF P800-B10
CML4_OUTP CML4_OUTM	C123 0.1uF P800-A10 C125 0.1uF P800-A11	CML8_OUTP CML8_OUTM	C124 0.1uF P800-B13



P800-G6	C109	0.1uF		FPGA CLK (DUT P
P800-G7	C112	0.1uF		FPGA_CLK_C	
P800-G9	C115 C118	0.1uF 0.1uF	$\overline{}$	FPGA_SYS	
P800-D4 P800-D5				FPGA_GTX	

TEXAS INSTRUMENTS

