





Input Power Connector








AFE Power Supply





LMK and CW Power Supply




USB<->SPI



ADC CLOCK



CW CLOCK



LMK04826




Figure 7-4. CLKinX/X* Single-ended Termination


















Figure 7-3. CLKinX/X* Termination for a Differential Sinewave Reference Clock Source



LMK Input Clock Sources



ANALOG INPUTS




Orderable: AFES8J032LPEVM	Designed for: Public Release	Mod. Date: 12/15/2018
TID #:	N/A	Project Title: AFES8J032LPEVM
Number: DC075	Rev: B	Sheet Title: ANALOG INPUTS
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 5 of 13
Drawn By: Praveen Aroul	File: DC075B_ANALOG_INPUTS_SchDoc	Size: C
Engineer: Praveen Aroul	Contact: http://www.ti.com/support	




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Device Pin configuration


Analog Inputs




Power Supply






LVDS/JESD Output





SPI




Input Clock



Digital Inputs




CW Output














DTGC

DTGC CONTROL SIGNALS



DTGC CPLD




Orderable: AFES8J032LPEVM	Designed for: Public Release	Mod. Date: 12/15/2018
TID #:	N/A	Project Title: AFES8J032LPEVM
Number: DC075	Rev: B	Sheet Title: DTGC CPLD
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 9 of 13
Drawn By: Praveen Aroul	File: DC075B_DTGC_CPLD_SchDoc	Size: C
Engineer: Praveen Aroul	Contact: http://www.ti.com/support	
















Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.







ADC LVDS OUTPUT



ADC SERDES (JESD204b) Output



CW I/V OUTPUT



Layout of I/Q channels should be symmetric (mirror matching)
Match tolerance of components in the I/Q path. R=0.1%, C=5%

