
# AMBA Bus Matrix GUI Complete User Guide

Step-by-Step GUI Workflow



Version 1.0.0 - Complete Edition July 2025

# **Table of Contents**

Part 1. Gui basics	
1. GUI Overview	3
2. Launching the GUI	4
3. Interface Tour	5
Part 2: Setting up Bus Matrix	
4. New Project Setup	7
5. Adding Masters (Detailed)	8
6. Adding Slaves (Detailed)	10
7. Making Connections (Detailed)	12
8. Configuration Parameters	14
Part 3: RTL Generation	
9. RTL Generation Process	16
10. RTL Output Files	18
11. RTL Integration	20
Part 4: VIP Generation	
12. VIP Generation Process	22
13. VIP Output Structure	24
14. VIP Simulation Setup	26
Part 5: Complete Workflows	
15. Complete Example Workflow	28
16. Advanced GUI Features	30
17. Troubleshooting	32
Part 6: Real Examples	
18. Example: 2×3 System	34
19. Example: Complex System	36
20. Common Design Patterns	38

# **GUI Overview**

#### What the GUI Does:

- Visual design of AMBA bus interconnects
- · Drag-and-drop master and slave configuration
- · Real-time validation and error checking
- Automatic RTL generation (Verilog)
- Complete UVM VIP environment generation
- Project save/load functionality

# **Complete GUI Workflow:**

- 1. Launch GUI  $\rightarrow$  2. Create/Load Project  $\rightarrow$  3. Add Masters
- 4. Add Slaves → 5. Make Connections → 6. Configure Parameters
- 7. Validate Design  $\rightarrow$  8. Generate RTL  $\rightarrow$  9. Generate VIP

# **Key Benefits:**

- ✓ No command-line knowledge required
- ✓ Visual validation prevents errors
- ✓ Generates production-ready code
- ✓ Complete verification environment

# Launching the GUI

#### **Method 1: Shell Script (Recommended)**

Step 1: Open terminal in project directory

Step 2: Navigate to GUI folder:

cd axi4\_vip/gui

Step 3: Run launch script:

./launch gui.sh

## **Method 2: Direct Python Launch**

Step 1: Ensure Python 3.6+ is installed:

python3 --version

Step 2: Install dependencies (if needed):

pip3 install -r requirements.txt

Step 3: Launch GUI directly:

python3 src/bus matrix gui.py

## **Common Launch Issues:**

**Problem: 'tkinter not found'** 


Solution: sudo apt-get install python3-tk

**Problem: 'Permission denied'**Solution: chmod +x launch\_gui.sh

**Problem: GUI window doesn't appear** 

Solution: Check DISPLAY variable: echo \$DISPLAY

# **GUI Interface Tour**



#### **Interface Elements:**

- **1. Menu Bar** File, Edit, View, Tools, Help menus
- **2. Toolbar** *Quick access: New, Open, Save, Generate*
- **3. Master Pane**Add/configure master components
- **4. Slave Panel** Add/configure slave components
- 5. Design Canvassual design area with grid
- 6. Properties Paneligure selected components
- 7. Connection Páne edit bus connections
- 8. Status Bar Validation messages and progress
- 9. Output PaneGeneration logs and messages

# **Setting Up a New Project**

# **Creating Your First Bus Matrix Project**

#### **Step 1: Start New Project**

- Click File → New Project (or Ctrl+N)
- Choose project template or start blank
- Set project name and location

#### **Step 2: Choose Bus Type**

- Select AXI4 (recommended for new designs)
- Or AXI3 for legacy compatibility
- Set global parameters (data width, address width)

#### **Step 3: Configure Global Settings**

- Data Width: 32, 64, 128, 256, 512 bits
- Address Width: 32 or 64 bits (typically 32)
- Clock/Reset naming conventions

#### **Step 4: Save Project**

- File → Save Project As...
- Choose .json format for compatibility
- Remember location for future use

#### ☐ Quick Tips:

- Start with AXI4 64-bit data width for most designs
- Use descriptive project names (e.g., 'cpu\_gpu\_ddr\_system')
- Save frequently GUI auto-saves every 5 minutes
- Templates are available in File → Templates menu

# **Adding Masters to Your Design**

# Step-by-Step: Adding a Master Component

#### Step 1: Click "Add Master" Button

- · Located in left panel or toolbar
- Alternative: Right-click canvas → Add Master

#### **Step 2: Master Icon Appears on Canvas**

- Default name: "Master 0", "Master 1", etc.
- Can be dragged to different position

#### **Step 3: Configure Master Properties**

- Double-click master icon OR select and use properties panel
- Configuration Dialog Opens:
  - Name: Descriptive name (e.g., 'CPU\_0', 'DMA\_Controller')
  - ID Width: 4-8 bits (affects outstanding transactions)
  - Priority: 0-15 (higher = higher priority in arbitration)
  - QoS Enable: Yes for latency-sensitive masters
  - Security: Secure/Non-secure for TrustZone systems

## **Step 4: Apply Configuration**

- Click "Apply" or "OK" to save settings
- Master icon updates with new name

#### **Common Master Types & Settings:**

- CPU: ID=4-6 bits, Priority=High, QoS=Yes, Security=Secure
- DMA: ID=4-8 bits, Priority=Medium, QoS=Yes, Security=Match data
- GPU: ID=6-8 bits, Priority=High, QoS=Yes, Security=Non-secure
- Debug: ID=2-4 bits, Priority=Low, QoS=No, Security=Secure

# **Adding Slaves to Your Design**

# **Step-by-Step: Adding a Slave Component**

#### Step 1: Click "Add Slave" Button

- Located in right panel or toolbar
- Alternative: Right-click canvas → Add Slave

#### **Step 2: Configure Slave Properties (CRITICAL)**

- Slave configuration dialog appears automatically
- MUST configure address mapping:
  - Name: Descriptive name (e.g., 'DDR\_Memory', 'UART\_0')
  - Base Address: Starting address in hex (e.g., 0x00000000)
  - Size: Memory/peripheral size (e.g., 1GB, 4KB, 1MB)
  - Memory Type: Memory or Peripheral
  - Security: Secure/Non-secure access requirements
  - Read Latency: Response delay in clock cycles
  - Write Latency: Response delay in clock cycles

#### **△ IMPORTANT: No overlapping addresses allowed!**

GUI will show error if addresses overlap

#### **Example Address Map:**

DDR Memory: Base=0x00000000, Size=1GB (0x00000000-0x3FFFFFFF)
SRAM: Base=0x40000000, Size=256MB (0x40000000-0x4FFFFFFF)
Peripherals: Base=0x50000000, Size=256MB (0x50000000-0x5FFFFFFF)
Debug ROM: Base=0xF0000000, Size=64KB (0xF0000000-0xF000FFFF)

#### ☐ Quick Tips:


- Use power-of-2 sizes when possible
- Align base addresses to size boundaries
- Leave gaps for future expansion

# **Making Bus Connections**

## **Connecting Masters to Slaves**

#### Method 1: Drag and Drop (Recommended)

- 1. Click and hold on master output port (right side of master)
- 2. Drag mouse to slave input port (left side of slave)
- 3. Release mouse connection line appears
- 4. Connection is automatically validated



#### **Method 2: Connection Matrix**

- 1. Click 'View' → 'Connection Matrix' (or Ctrl+M)
- 2. Matrix shows all masters (rows) vs slaves (columns)
- 3. Click checkboxes to enable/disable connections
- 4. Click 'Apply' to update visual design

#### **Connection Rules & Validation:**

- ✓ Each master can connect to multiple slaves
- ✓ Each slave can be accessed by multiple masters
- ✓ GUI prevents invalid connections automatically
- X Cannot connect master to master
- X Cannot connect slave to slave
- Unconnected masters/slaves show warnings

#### **Visual Connection Indicators:**

- Solid Blue Line: Valid connection
- Dashed Red Line: Invalid/problematic connection
- Green Dots: Connection endpoints
- No line: Components not connected

# **Configuration Parameters**

# **Global System Configuration**

#### **Access: Edit → Global Parameters**

- Bus Type: AXI4, AXI3, AHB (affects generated RTL)
- Data Width: 32, 64, 128, 256, 512 bits (system-wide)
- Address Width: 32 or 64 bits (memory addressing range)
- Clock Domain: Single or multiple clock domains
- Reset Style: Synchronous or asynchronous reset

#### **Interconnect Configuration**

Access: Select interconnect → Properties panel

- Arbitration: Round-robin, Priority-based, QoS-aware
- Pipeline Stages: 0-3 stages (affects timing/area)
- Outstanding Transactions: Per-master limits
- Timeout Detection: Enable/disable transaction timeouts
- Error Handling: SLVERR, DECERR response generation

#### **Advanced Features (Optional)**

- QoS (Quality of Service): 4-bit priority levels
- Security: TrustZone secure/non-secure regions
- Region Support: 4-bit region identifiers
- User Signals: Custom user-defined signals
- Cache Hints: ARCACHE/AWCACHE signal generation

## ☐ Configuration Tips:

- · Start with defaults, modify only what you need
- Higher data widths = better performance but more area
- QoS only needed for mixed-criticality systems
- Pipeline stages help timing closure in large designs

# **RTL Generation Process**

# **Generating RTL from Your Design**

#### **STEP 0: Pre-Generation Validation (REQUIRED)**

- Click "Tools" → "Validate Design" (or Ctrl+V)
- Fix any errors shown in red before proceeding

#### **STEP 1: Access RTL Generation**

- Click "Generate" → "Generate RTL" (or Ctrl+G)
- Alternative: Click RTL button in toolbar
- RTL Generation dialog opens

#### **STEP 2: Configure RTL Options**

- Output Directory: Choose where to save files
- File Naming: Prefix for generated modules
- Target: Synthesis (default) or Simulation
- Include Testbench: Generate basic testbench

#### STEP 3: Generate RTL Files

- Click "Generate" button
- · Progress bar shows generation status
- Output panel shows generated files
- Success message appears when complete

#### **STEP 4: Verify Output**

- · Check output directory for .v files
- Review generation log for warnings
- Optionally run syntax check
- Files ready for synthesis/simulation

# **Understanding RTL Output Files**

#### **Generated RTL File Structure**

## Generated Files (Example for 2 masters, 3 slaves): output rtl/

```
— axi4 interconnect m2s3.v
                               # Top-level interconnect
  - axi4 address decoder.v
                                # Address decoding logic
 – axi4 arbiter.v
                               # Arbitration logic
— axi4 router.v
                               # Transaction routing
  - tb axi4 interconnect.v
                               # Basic testbench
  run synthesis.tcl
                                # Synthesis script
```

#### File Descriptions:

- axi4 interconnect m2s3.v: Main module to instantiate in your design
- axi4 address decoder.v: Decodes addresses to route to correct slave
- axi4 arbiter.v: Handles multiple masters accessing same slave
- axi4 router.v: Routes transactions between masters and slaves
- tb axi4 interconnect.v: Basic testbench for functional verification

#### How to Use Generated RTL:

- Copy generated .v files to your project directory
   Add files to your synthesis/simulation tool
   Instantiate axi4\_interconnect\_m2s3 in your top module:

```
<u>axi4 interco</u>nnect m2s3 u interconnect (
  clk(clk),
   rst n(rst n),
  // Master 0 interface
  .m0 axi awvalid(cpu awvalid),
  <u>.m0 axi awready(cpu</u>awready),
  // ... other signals
```

4. Connect your masters and slaves to the interface ports

# **RTL Integration Steps**

## **Integrating Generated RTL into Your Design**

#### **Step 1: Prepare Your Environment**

- • Create project in your synthesis tool (Vivado, Quartus, etc.)
- • Set up directory structure for RTL files
- • Ensure proper tool versions and settings

#### **Step 2: Add Generated Files**

- • Copy all .v files from output directory
- Add files to project (maintaining hierarchy)
- Set axi4\_interconnect\_m2s3.v as top-level if standalone

#### **Step 3: Create Wrapper Module**

- • Create your system top-level module
- • Instantiate interconnect with proper port connections
- Add clock/reset generation logic

#### **Step 4: Connect Masters and Slaves**

- • Connect CPU, DMA, GPU to master ports
- · · Connect memories, peripherals to slave ports
- • Ensure signal widths match interconnect interface

#### **Step 5: Verify and Synthesize**

- Run syntax check on all files
- • Simulate basic functionality

#### Commonyil ntegrationed saues brs

- PATNIKA PASHIER H! एंस्ट्रिंट मार्ग के interface widths
- Clock domain crossing: Add proper synchronizers
- Reset timing: Ensure reset is properly distributed
- Synthesis warnings: Review and fix constraint violations

# **VIP Generation Process**

# **Generating UVM VIP from Your Design**

#### What is VIP (Verification Intellectual Property)?

- Complete UVM-based verification environment
- Includes agents, sequences, tests, and scoreboards

#### **STEP 1: Access VIP Generation**

- Ensure RTL is generated first (VIP needs RTL files)
- Click "Generate" → "Generate VIP" (or Ctrl+Shift+G)
- VIP Generation dialog opens

#### **STEP 2: Configure VIP Options**

- Output Directory: Choose VIP output location
- Test Suite: Basic, Comprehensive, or Custom
- Simulator: VCS, Questa, Xcelium, or Generic
- Coverage: Enable functional and code coverage

#### STEP 3: Generate VIP Environment

- Click "Generate VIP" button
- Progress shows: Agents → Sequences → Tests → Scripts
- Generation log shows detailed progress
- Success message when complete

#### **STEP 4: Verify VIP Output**

- Check vip output/ directory structure
- Review generated test list
- Compilation scripts created for target simulator
- VIP ready for simulation

# **Understanding VIP Output**

# **Generated VIP Directory Structure**

#### **VIP Output Structure:**

```
vip_output/
                                # UVM Environment
    env/
        axi4_env.sv  # Top environment clas
axi4_scoreboard.sv # Transaction checking
axi4_coverage.sv # Functional coverage
                               # Top environment class
                                # Master/Slave agents
    agents/
                               # Master BFM and driver
         master agent/
        slave_agent/
                               # Slave BFM and driver
    sequences7
                                # Test sequences
         basic sequences.sv # Basic read/write
        burst sequences.sv # Burst transfers
        error_sequences.sv # Error injection
                                # UVM tests
         base test.sv
                               # Base test class
        basic_test.sv
basic_test.sv
stress test sv
                               # Basic functionality
        stress test.sv
                               # Stress testing
                                # RTL integration
     rtl wrapper/
         dut wrapper.sv
                               # DUT instantiation
    sim/
                                # Simulation scripts
         Makefile
                               # Build automation
                               # Simulation runner
         run sim.sh
```

#### **Key VIP Components:**

- Environment (env/): Top-level UVM environment coordinating all agents
- Agents (agents/): Master and slave BFMs with drivers and monitors
- Sequences (sequences/): Reusable transaction sequences for testing
- Tests (tests/): Complete test scenarios with pass/fail criteria
- RTL Wrapper: Integration layer connecting VIP to generated RTL
- Simulation Scripts: Automated compilation and execution scripts

#### How to Use Generated VIP:

- 1. Navigate to vip\_output/sim/ directory
- 2. Run: make compile (compiles all VIP and RTL)
- 3. Run: make sim TEST=basic\_test (runs specific test)
- 4. View results in logs/ directory
- 5. Open waveforms for debugging: verdi -ssf waves.fsdb

# **Running VIP Simulations**

# **Step-by-Step VIP Simulation Guide**

#### **Step 1: Setup Environment**

cd vip output/sim

source /path/to/simulator/setup.sh # VCS, Questa, etc.

export UVM HOME=/path/to/uvm/library

#### Step 2: Compile VIP and RTL

make compile # Compile everything

# OR compile manually:

vcs -sverilog -ntb\_opts uvm -f compile.f

#### **Step 3: Run Basic Test**

# OR run manually:

./simv +UVM\_TESTNAME=basic\_test +UVM\_VERBOSITY=LOW

### Step 4: View Results

Available f wave \$ Julie c\_test.fsdb # View waveforms

**fibasio\_xtesov§irage<u>e</u>read/wt**ribetooperati#n⊌iew coverage

- burst\_test: Various burst types and sizes
- stress\_test: High-traffic scenarios
- error\_test: Error injection and recovery
- coverage\_test: Maximum coverage collection

#### □ Debugging Tips:

- Use +UVM\_VERBOSITY=HIGH for detailed logs
- Enable waveform dumping: +fsdb+all

# Complete Workflow: CPU + GPU + DDR System

# Real Example: Building a CPU+GPU+DDR System

System Goal: 2 Masters (CPU, GPU) → 3 Slaves (DDR, SRAM, Peripherals)

- 1. Launch GUI: ./launch\_gui.sh
- 2. New Project: File → New Project → 'cpu\_gpu\_system'
- 3. Add CPU Master:
  - Click 'Add Master' → Name: 'CPU\_0'
  - ID Width: 4, Priority: 2, QoS: Yes, Security: Secure
- 4. Add GPU Master:
  - Click 'Add Master' → Name: 'GPU\_0'
  - ID Width: 6, Priority: 1, QoS: Yes, Security: Non-secure
- 5. Add DDR Slave:
  - Click 'Add Slave' → Name: 'DDR\_Memory'
  - Base: 0x00000000, Size: 2GB, Type: Memory
- 6. Add SRAM Slave:
  - Click 'Add Slave' → Name: 'SRAM\_Cache'
  - Base: 0x80000000, Size: 256MB, Type: Memory
- 7. Add Peripheral Slave:
  - Click 'Add Slave' → Name: 'Peripherals'
  - Base: 0xA0000000, Size: 256MB, Type: Peripheral
- 8. Make Connections:
  - Drag CPU\_0 → DDR\_Memory, SRAM\_Cache, Peripherals
  - Drag GPU\_0 → DDR\_Memory, SRAM\_Cache (no peripherals)
- 9. Validate: Tools → Validate Design (fix any errors)
- 10. Generate RTL: Generate → Generate RTL → output rtl/
- 11. Generate VIP: Generate → Generate VIP → vip\_output/
- 12. Test VIP: cd vip output/sim && make sim TEST=basic test

#### **Expected Results:**

- ✓ RTL: axi4 interconnect m2s3.v + support files (~5 files)
- ✓ VIP: Complete UVM environment (~50+ files)
- ✓ Simulation: All tests pass with 100% functional coverage
- ✓ Ready for: Synthesis, FPGA implementation, ASIC flow

# **Advanced GUI Features**

#### **Project Templates**

Pre-configured system templates

Usage: File → New From Template → Select template

#### **Batch Generation**

Generate multiple configurations

Usage: Tools → Batch Generation → Configure variants

#### **Address Map Viewer**

Visual address space layout

Usage: View → Address Map → Interactive viewer

#### **Performance Analysis**

Bandwidth and latency analysis

Usage: Tools → Performance Analysis → Run analysis

#### **Design Rule Check**

Comprehensive design validation

Usage: Tools → Design Rule Check → Full validation

## **Export/Import**

Configuration file management

#### Keyboard Shortouts: Various formats

Ctrl+N: New Project Ctrl+G: Generate RTL

Ctrl+O: Open Project Ctrl+Shift+G: Generate VIP Ctrl+S: Save Project Ctrl+V: Validate Design

Ctrl+M: Connection Matrix F5: Refresh Canvas

Delete: Remove Selected Ctrl+Z: Undo

# **GUI Troubleshooting**

#### Problem: GUI won't launch

#### Symptoms:

- · Command not found
- · Permission denied

#### **Solutions:**

- chmod +x launch gui.sh
- sudo apt-get install python3-tk
- Check Python 3.6+ is installed

#### Problem: Can't add masters/slaves

#### Symptoms:

- Buttons greyed out
- No response to clicks

#### **Solutions:**

- Create new project first
- · Check project is not read-only
- Restart GUI and try again

#### **Problem: Address overlap errors**

#### Symptoms:

- · Red error messages
- Can't generate RTL

#### **Solutions:**

- Check slave address ranges
- Use Address Map viewer
- Adjust base addresses or sizes

#### **Problem: RTL generation fails**

#### Symptoms:

- Generation stops
- Error in output panel

#### Solutions:

- Run validation first (Ctrl+V)
- Fix all validation errors
- · Check output directory permissions

#### **Getting Additional Help:**

## Problem Holp dese Maribal fairletailed documentation

Enable debug logging: Help → Enable Debug Logging


#### **Symptoms:**

- Missing VIP files
- Compilation errors

#### **Solutions:**

- Generate RTL first
- Check RTL files exist
- Verify simulator setup

# **Example: 2×3 System Design**



## cro\_o \_\_\_\_

# **Component Configuration:**

#### **Masters:**

CPU\_0: ID=4, Priority=2, QoS=Yes, Security=Secure DMA 0: ID=6, Priority=1, QoS=Yes, Security=Match

**DDR** 

#### Slaves:

DDR: Base=0x00000000, Size=1GB, Type=Memory
SRAM: Base=0x40000000, Size=256MB, Type=Memory
PERIPH: Base=0x50000000, Size=256MB, Type=Peripheral

#### **GUI Steps to Build This System:**

- 1. New Project → Name: '2x3 system'
- 2. Add Master → Name: 'CPU 0', configure as above
- 3. Add Master → Name: 'DMA 0', configure as above
- 4. Add Slave → Name: 'DDR', Base: 0x00000000, Size: 1GB
- 5. Add Slave → Name: 'SRAM', Base: 0x4000000, Size: 256MB
- 6. Add Slave → Name: 'PERIPH', Base: 0x50000000, Size: 256MB
- 7. Connect: CPU 0 → All slaves, DMA 0 → DDR+SRAM only
- 8. Validate → Generate RTL → Generate VIP
- 9. Result: axi4 interconnect m2s3.v + complete VIP

# **Example: Complex Multi-Master System**

## Advanced: 4 Master × 6 Slave System

System: Multi-core CPU + GPU + AI Accelerator + Debug

Use Case: High-performance SoC with AI capabilities Features: QoS, Security zones, Performance monitoring

#### **Masters:**

• CPU\_Cluster: 4-bit ID, High priority, Secure

GPU\_Engine: 6-bit ID, High priority, Non-secureAI\_Accel: 8-bit ID, Medium priority, Non-secure

• Debug\_Port: 2-bit ID, Low priority, Secure

#### Slaves:

• DDR 0: 0x00000000, 2GB, Main memory

• DDR\_1: 0x80000000, 2GB, Graphics memory

• SRAM: 0x40000000, 512MB, Fast cache

• ROM: 0xF0000000, 64MB, Boot code

AI\_MEM: 0x60000000, 1GB, AI model storage

• PERIPH: 0x50000000, 256MB, System peripherals

#### **Advanced Configuration Settings:**

- QoS Arbitration: Weighted round-robin with latency bounds
- Security: TrustZone with secure/non-secure partitioning
- Performance: Outstanding transaction limits per master
- Monitoring: Transaction counters and bandwidth meters
- Error Handling: Comprehensive timeout and error injection

#### **Build Considerations:**

- Design time: ~30 minutes in GUI vs hours manually
- Generated RTL: ~15 files, ~5000 lines of optimized Verilog
- VIP complexity: 80+ files, comprehensive test suite
- Validation: 20+ test scenarios, full coverage analysis
- Integration: Ready for synthesis and FPGA implementation

# **Common Design Patterns**

#### **CPU + Memory Pattern**

1 Master → 1-2 Slaves (DDR + optional cache)

Use Case: Simple microcontroller systems

Config: Master: CPU, ID=4 | Slaves: DDR, SRAM

#### **Multi-Core Pattern**

2-4 Masters → Shared memory hierarchy

Use Case: Multi-core processors, parallel computing

Config: Masters: CPU0-3, ID=4-6 | Slaves: L3, DDR, Peripherals

#### SoC Multimedia Pattern

CPU + GPU + Specialized accelerators

Use Case: Graphics, video processing, mobile SoCs

Config: Masters: CPU, GPU, DSP | Slaves: DDR, SRAM, Peripherals

#### AI/ML Accelerator Pattern

CPU + AI engine + High-bandwidth memory

Use Case: Machine learning inference/training

Config: Masters: CPU, AI, DMA | Slaves: HBM, DDR, Model cache

## IoT Edge Pattern

Low-power CPU + Sensor interfaces

Use Case: IoT devices, sensor networks

# Config. Macter: MCU | Slaves: Flash, SRAM, Peripheral hub

- Start simple, add complexity gradually
- · Use templates for common patterns