
# AMBA Bus Matrix Configuration Tool

Step-by-Step User Guide




Version 1.0.0 July 2025

# **Table of Contents**

Step 1: Installation and Setup	3
Step 2: First Launch	_
Step 3: Creating Your First Design	7
Step 4: Configuring Masters	10
Step 5: Configuring Slaves	13
Step 6: Making Connections	16
Step 7: Design Validation	19
Step 8: RTL Generation	22
Step 9: VIP Generation	25
Step 10: Running Simulations	28
Workflow Diagrams	31
Decision Trees	34
Best Practices	37
Quick Reference	40

## **Step 1: Installation and Setup**

**Installation Flow** 



#### **Detailed Installation Steps:**

```
    Check Python version (requires 3.6+):
        $ python3 --version

    Install pip if not available:
        $ cude ant get install nython3 gip

    Clone the repository:
        $ git clone <repository_url>
        $ cd gen_amba_2025/axi4_vip/gui

    Install dependencies:
        $ pip3 install -r requirements.txt

    Verify installation:
        $ python3 -c 'import tkinter; print("OK")'
```

#### **△ Common Issues:**

- No tkinter: sudo apt-get install python3-tk
- Permission denied: use 'pip3 install --user'
- Python too old: upgrade to Python 3.6+

# **Step 2: First Launch**

Launch Methods

**Method 1: Shell Script** 

./launch\_gui.sh


**Method 2: Python** 

python3 src/bus\_matrix\_gui.py

## Main Window Layout

File Edit View Tools Help		
Design Canvas	Properties	
Ready		

## **Step 3: Creating Your First Design**



## **Step 4: Configuring Masters**

## Master Configuration Panel

Name:	CPU_0	← Unique identifier
Type:	AXI4	← Protocol type
ID Width:	4	← Transaction ID bits
Priority:	1	← Arbitration priority
QoS:	Enabled	← Quality of Service
Security:	Secure	← TrustZone setting

## Master Configuration Best Practices

- ✓ Use descriptive names (CPU\_0, DMA\_1, GPU\_0)
- ✓ Set appropriate ID width (4-8 bits typical)
- ✓ Higher priority = higher arbitration preference
- ✓ Enable QoS for latency-sensitive masters
- ✓ Match security settings to system requirements

# **Step 5: Configuring Slaves**

Address Map Configuration

## **Address Space**

Reserved	0×60000000
Peripherals SRAM	0×50000000 0×40000000
DDR	0×00000000
0×0000000	

# Slave Configuration Tips

☐ Align base addresses to size boundaries
☐ Use power-of-2 sizes when possible
☐ Set appropriate access permissions
Configure realistic latency values
☐ Avoid address overlaps


## **Step 6: Making Connections**

#### Connection Methods

#### **Method 1: Drag and Drop**

1. Click on master port 2. Drag to slave port 3. Connection created!

#### **Method 2: Connection Matrix**



# **Step 7: Design Validation**

## Validation Checklist

	Address Overlap	No overlapping slave addresses
	Connection Check	All masters have valid connections
	ID Width	Sufficient ID bits for all masters
	Data Width	Compatible data widths
X	Security	Security settings are consistent
	Performance	No bandwidth bottlenecks


## **Resolving Validation Errors**

☐ Security settings are inconsistent

Solution: Ensure secure masters only connect to secure slaves

## **Step 8: RTL Generation**

#### **RTL Generation Flow**




#### **Generated Files:**

- axi4\_interconnect.v Top module
- axi4\_decoder.v Address decoder
- axi4\_arbiter.v Arbitration
  - tb\_axi4.v Testbench

## **Step 9: VIP Generation**

## **VIP Directory Structure**




#### To run VIP simulations:

- 1. cd vip\_output/sim
- 2. ./run.sh +UVM\_TESTNAME=axi4\_base\_test

## **Step 10: Running Simulations**

Simulation Flow



#### **Simulator Commands**

VCS:

vcs -sverilog -ntb\_opts uvm -f files.f
./simv +UVM\_TESTNAME=test


Questa:

vlog -sv -f files.f vsim -c -do "run -all"

**Xcelium:** 


xrun -sv -uvm -f files.f +UVM\_TESTNAME=test

## **Complete Workflow Diagram**




# **Design Decision Trees**

#### **Protocol Selection Guide**



### **Master Count Decision**



## **Best Practices**

#### □ Design Planning

- Start with clear requirements
- Document address map early
- Plan for future expansion

### ☐ Configuration

- Use meaningful component names
- Set realistic latency values
- · Enable only needed features

#### □ Validation

- Always validate before generation
- Check address overlaps carefully
- Verify security settings

### **☐ Performance**

- Balance master priorities
- Consider QoS requirements
- Minimize connection complexity

## □ Debug

- Use descriptive signal names
- Enable assertions in RTL
- Generate comprehensive testbench

## **Quick Reference Card**

**Keyboard Shortcuts** 

logs/\*.log

Logs:

**Common Parameters** 

Ctrl+N New design **Data Width:** 32, 64, 128, 256 Ctrl+0 Open file **Addr Width:** 32, 64 Ctrl+S Save file **ID Width:** 4-16 typical Ctrl+G Generate RTL **Burst Len:** Ctrl+V Validate 1-256 (AXI4) QoS: Delete Remove item 0-15 **Important Files** Command Reference Config: \*.json ./launch\_gui.sh RTL: output/rtl/\*.v python3 src/bus matrix gui.py make -C ../.. cleanup VIP: vip output/

pytest tests/