Unit Testing of Flash Memory Device Driver through a SAT-based Model Checker


Moonzoo Kim and Yunho Kim Provable Software Lab, CS Dept, KAIST



Hotae Kim
Samsung Electronics, South Korea



Summary of the Talk



- In 2007, Samsung requested to debug the device driver for the OneNAND™ flash memory
- We reviewed the requirement specifications, the design documents, and C code to identify code-level properties to check.
- Then, we applied CBMC (C Bounded Model Checker) to check the properties
 - Found several bugs
 - Provided high confidence in multi-sector read operation through exhaustive exploration


Overview


Background


- Logical-to-physical sector translation
- Overview of the Unified Storage Platform (USP)
- SAT-based model checking technique
- Identification of properties to check
 - High-level requirements
 - Code-level properties
- Unit analysis result through CBMC
 - Prioritized read operation (PRO)@ Demand Paging Manager (DPM)
 - Semaphore matching (SM)@ Block Management Layer (BML)
 - Semaphore exception handling (SEH)@ STL~BML
 - Multi-sector read operation (MSR) @ Sector Translation Layer (STL)
 - NuSMV: BDD-based model checker
 - Spin: Explicit model checker
 - CBMC: C-bounded model checker
- Lessons learned and conclusion



Logical to Physical Sector Mapping








 In flash memory, logical data are distributed over physical sectors.

Overview of the OneNAND® Flash Memory

- Characteristics of OneNAND® flash
 - Each memory cell can be written limited number of times only
 - Logical-to-physical sector mapping
 - Bad block management
 - Wear-leveling
 - XIP by emulating NOR interface through demand-paging scher
 - Multiple processes access the work concurrently
 - Urgent read operation should have a higher priority
 - Synchronization among processes is crucial
 - Performance enhancement
 - Multi-sector read/write
 - Asynchronous operations
 - Deferred operation result check



C Bounded Model Checker (CBMC)

- Handles function calls using inlining
- Unwinds the loops a fixed number of times (bounded MC)
 - A user has to know a upper bound of each loop
 - Loops often have clear upper bounds
 - We can still get debugging result without upper bounds
- Specifies constraints to describe an environment of the target program, which can model non-deterministic user inputs, or multiple scenarios
 - Ex. __CPROVER assume(0<=nDev && nDev<=7)</p>
 - Ex.__CPROVER_assume(SHDC.nPhySctsPerUnit == SHPC.nBlksPerUnit * SHVC.nPgsPerBlk * SHVC.nSctsPerPg)
- Checks properties by assertions



Project Overview

- The goal of the project
 - To check whether USP conforms to the given highlevel requirements
 - we needed to identify the code-level properties to check from the given high-level requirements
- A top-down approach to identify the code level properties from high-level requirements
 - USP has a set of elaborated design documents
 - Software requirement specification (SRS)
 - Architecture design specification (ADS)
 - Detailed design specification (DDS)
 - DPM, STL, BML, and LLD




Three High-level Requirements in SRS


- SRS specifies 13 functional requirements, 3 of which have "very high" priorities
 - Support prioritized read operation
 - To minimize the fault latency, USP should serve a read request from DPM prior to generic requests from a file system.
 - This prioritized read request can preempt a generic I/O operation and the preempted operation can be resumed later.
 - Concurrency handling
 - BML and LLD should avoid a race condition or deadlock through synchronization mechanisms such as semaphores and locks.
 - Manage sectors
 - STL provides logical-to-physical mapping, i.e. multiple logical sectors written over the distributed physical sectors should be read back correctly.



Top-down Approach to Identify Code-level Property



 Total 43 code-level properties are identified



A sequence diagram of page fault handling while a device is being programmed in LLD DDS

Results of Unit Testings

- Prioritized read operation
 - Detected a bug of not saving the status of suspended erase operation
- Concurrency handling
 - Confirmed that the BML semaphore was used correctly
 - Detected a bug of ignoring BML semaphore exceptions
- Multi-sector read operation (MSR)
 - Provided high assurance on the correctness of MSR, since no violation was detected even after exhaustive analysis (at least with a small number of physical units(~10))



A Bug in PriRead()

```
374: VOID PriRead(Read(UINT32 nDev, UINT32 nPbn, UINT32 nPgOffset) {
...
416: if ((bEraseCmd==FALSE32) && (pstInfo->bNeedToSave==TRUE32)) {
417: pstInfo->nSavedStatus = GET_ONLD_CTRL_STAT(pstReg, ALL_STATE);
418: pstInfo->bNeedToSave = FALSE32;
419: saved=1; // added for verification purpose }
...
424: assert(!(pstInfo->bNeedToSave) || saved);
```

- We added a flag saved to denote whether the status of the preempted operation is saved
- CBMC detected the given assertion was violated when an erase operation was preempted
 - It takes 8 seconds and 325 Mb on the 3Ghz Xeon machine
 - CBMC 2.6 with MiniSAT 1.1.4

```
01:...
02:State 14 file LLD.c line 408 function PriRead thread 0
03: LLD::PriRead::1::bEraseCmd=1
04:State 15 file LLD.c line 412 function PriRead thread 0
05: LLD::PriRead::1::1::2::nWaitingTimeOut=...
06:State 17 file LLD.c line 412 function PriRead thread 0
07: LLD::PriRead::1::1::2::nWaitingTimeOut=...
08:...
09:Violated property:
10: file LLD.c line 424 function PriRead
11: assertion !(_Bool)pstInfo->bNeedToSave || (_Bool)saved
12:VERIFICATION FAILED
```




BML Semaphore Usage

- The standard requirements for a binary semaphore
 - Semaphore acquire should be followed by a semaphore release
 - Every function should return with a semaphore released
 - unless the semaphore operation creates an exception error.
- There exist 14 BML functions that use the BML semaphore.
 - We inserted an smp to indicate the status of the semaphore
 - and simple codes to decrease/increase smp at the corresponding semaphore operation.
- CBMC concluded that all 14 BML functions satisfied the above two properties.
 - Consumes 10 seconds and 300 megabytes of memory on average to analyze each BML function




BML Semaphore Exception Handling (1/2)



- The BML semaphore operation might cause an exception depending on the hardware status.
- Once such BML semaphore exception occurs, that exception should be propagated to the topmost STL functions to reset the file system
 - We checked this property by the following assert statement inserted before the return statement of the topmost STL functions:
 - assert(!(SMerr==1)||nErr==STL CRITICAL ERR)




BML Semaphore Exception Handling (2/2)



- CBMC analyzed a call graph of each of the topmost STL functions and detected that BML semaphore exception might not propagate due to bug at _GetSInfo()
- The bug was detected when loop bound was set 2 with ignoring loop unwinding assertion.
 - Memory overflow occurred with the loop bound 3
- For STL_Write(), this verification task consumed 616 megabytes of memory in 97 seconds
 - Each call sequence is around 1000 lines long on average.



Multi-sector Read Operation (MSR)



- MSR reads adjacent multiple physical sectors once in order to improve read speed
 - MSR is 157 lines long, but highly complex due to its 4 level loops
- We built a small test environment for MSR
 - The test environment contains only upto 10 physical units
 - The test environment should follow constraints, which are described by _CPROVER_assume(Boolean exp) statement
 - SAM tables and PUs should correspond each other
 - For each logical sector, at least one physical sector that has the same value exists



```
1026
         pstSHVC = pstSMC->pstSHVC:
                     Ti-Sector Read Operations (MSR)
                = (UINT16)(nLsn / pstSHPC->nLogSctsPerUnit);
         nSamIdx = (UINT16)(nLsn % pstSHPC->nLogSctsPerUnit);
        while (nNumOfScts > 0)
            pstNew = pstSMC->pstLogUnitInfo[nLun].pstVirUnitInfo;
            /* get the number of logical sectors to be read in a current logical uni
            /* update nNumOfScts */
            nNumOfScts -= nReadScts;
            if (pstNew != NULL)
                /* construct SAM table */
               if (_ConstructSam(pstSMC, nLun, STL_LRU_POLICY) != STL_SUCCESS)
                    SM_ERR_PRINT((TEXT("[SM :ERR] _ConstructSam fail!! (Vol %d, Part
                                pstSMC->nVol, pstSMC->nPartID));
                    SM_LOG_PRINT((TEXT("[SM :OUT] --SM_ReadSectors()\r\n")));
                   return STL CRITICAL ERROR:
                while (nReadScts > 0)
                   pstCurrent = pstNew;
                   nFirstOffset = 0xFFFFFFFFF:
                   nReadScts--;
                   do
                       if (pstCurrent->pSam[nSamIdx] < SM_SAM_DELETED)
                           /* get first sector offset */
                           nFirstOffset = pstCurrent->pSam[nSamIdx];
                           nSamIdx++;
                           /* get the number of sequential sectors */
                           while (nReadScts > 0)
                            7|if ((nFirstOffset + nScts) == pstCurrent->pSam[nSamI
                                  nScts++;
                                  nReadScts--;
                                  nSamIdx++;
                                  break:
                           /* read multiple sectors through BML */
                           nBErr = BML\_MRead(pstVNC->nVol.
                                           pstSMC->pstSHPC->nStartVsn + nFirstOff
```

1032

1033 1034

1035

1036 1037

1038

1039

1040 1041

1042

1043 1044

1045

1046

1047 1048 1049

1050

1051

1052 1053

1054 1055

1056 1057

1058

1059 1060

1061 1062

1063

1064 1065 1066

1067 1068

1069

1070

1071

1072

1073 1074 1075

1076

1077

1082 1083 1084

1085

1086

1087

MSR reads consecutive physical sectors together for improving read performance **Statistics**

- 157 lines long
- 4 level nested loops
- 4 parameters to specify logical data to read (from where, to where, how long, read flag)

Loop Structure of MSR

```
01:curLU = LU0;
                                    Loop1: iterates over LUs until all data are read
02:while(numScts > 0) {
      readScts = # of sectors to read in the current LU
03:
      while(readScts > 0) {
04:
                                   Loop2: iterates until the current LU is read completely
05:
         curPU = LU->firstPU;
06:
         while(curPU != NULL) {
                                    Loop3: iterates over PUs linked to the current
07:
             while(...) {
                                    Loop4: identify consecutive PS's in the current PU
                  conScts = # of consecutive PS's to read in curPU
08:
09:
                  offset = the starting offset of these consecutive PS's in curPU
10:
11:
              BML READ(curPU, offset, conScts);
12:
              readScts = readScts - conScts;
                                                             MSR reads consecutive physical sectors
                                                             together for improving read
13:
              curPU = curPU->next;
                                                             performance
14:
                                                             Statistics
15:
                                                                  157 lines long, 4 level nested
                                                                  loops
16:
      curLU = curLU->next;
```

17:}

4 parameters to specify logical

data to read (from where, to where, how long, read flag

Environment Model


- Environment model creation
 - The environment of MSR (i.e., PUs and SAMs configurations) can be described by invariant rules. Some of them are
 - 1. One PU is mapped to at most one LU
 - 2. Valid correspondence between SAMs and PUs:


If the *i* th LS is written in the *k* th sector of the *j* th PU, then the *i* th offset of the *j* th SAM is valid and indicates the k'th PS,

Ex>
$$3^{rd}$$
 LS ('C') is in the 3^{rd} sector of the 2^{nd} PU, then SAM1[2] ==2 i=2 k=2 j=1

3. For one LS, there exists only one PS that contains the value of the LS:

The PS number of the *i* th LS must be written in only one of the (*i* mod 4) th offsets of the SAM tables for the PUs mapped to the corresponding LU.






Exponential Increase of Distribution Cases

$$\sum_{i=1}^{n-1} ({}_{(4\times i)}C_4 \times 4!) \times ({}_{(4\times(n-i))}C_{(l-4)} \times (l-4)!)$$

n: # of physical units l: # of logical sectors (<=8) 1 unit consists of 4 sectors



MSR Model Checking Results


- Verification of MSR by using NuSMV, Spin, and CBMC
 - NuSMV: BDD-based symbolic model checker
 - Spin: Explicit model checker
 - CBMC: C-bounded model checker
- The requirement property is to check
 - after_MSR -> (\forall i. logical_sectors[i] == buf[i])
- We compared these three model checkers empirically

Excerpts of the SMV Model

next(buf[1]):= ...

```
init(buf[0]):=0;
MODULE main
                                            -- if( pBuf = 0 & 0 < nScts )
                                                   buf[0] = PU[PU id].sect[nFirstOffset]
-- Variable declaration
                                            next(buf[0]):
VAR
                                             case after_fourth_do:
 SAM
          : array 0..4 of sam type;
                                                 case pBuf = 0 \& 0 < nScts: -- i=0
 PU
          : array 0..4 of PU type;
                                                case
 buf
          : array 0..4 of 0..5;
                                                   PU id=0 & nFirstOffset=0: PU[0].sect[0];
 nScts
          : 0..5:
                                                   PU id=0 & nFirstOffset=1: PU[0].sect[1];
                                                   PU id=0 & nFirstOffset=2: PU[0].sect[2];
-- SPEC
                                                   PU id=0 & nFirstOffset=3: PU[0].sect[3];
INVARSPEC (after_first_do ->
PU[0].sect[0]=1 &
                                                   PU id=4 & nFirstOffset=3 : PU[4].sect[3];
PU[0].sect[1]=2 &
                                                esac:
PU[0].sect[2]=3 &
                                              esac;
PU[0].sect[3]=4 &
PU[3].sect[0]=5)
                                            init(buf[1]):=0;
```

Verification Performance of NuSMV




- Verification was performed on the machine equipped with Xeon5160 (3Ghz, 32Gbyte Memory), 64 bit Fedora Linux 7, NuSMV 2.4.3
- The requirement property was proved correct for all the experiments (i.e., MSR is correct in this small model)
 - For 7 sectors long data that are distributed over 7 PUs consumes more than 11 hours while consuming only 550 mb memory


Excerpts of the Spin Model

```
active proctype SM ReadSectors() {
  byte buf[NUM LS USED];
  byte nScts;
 byte nFirstOffset;
  byte nNumOfScts=NUM LS USED;
  byte nReadScts=nNumOfScts;
  byte nSamIdx;
  do /* 1047: while (nNumOfScts >0) { */
  :: nNumOfScts > 0 ->
    PU id = lui[nLun];
           /* nReadScts = ... */
    :: (SECT_PER_U-nSamIdx)> nNumOfScts ->
       nReadScts = nNumOfScts;
    :: else->nReadScts =SECT PER U- nSamIdx;
    fi;
    nNumOfScts = nNumOfScts - nReadScts;
        /* line 1068: while (nReadScts > 0) */
    :: (nReadScts > 0) -> PU id = lui[nLun];
       nFirstOffset=255;
       nScts=1; nReadScts--;
```

```
do /* line 1075: do {... */
:: true;
   if /* line 1077: if(pstCurrent->pSam[nSamIdx]...*/
   :: SAM[PU_id].valid[nSamIdx]-> nFirstOffset =
    SAM[PU_id].offset[nSamIdx];nSamIdx++;
    do /* line 1084:while (nReadScts > 0) { ...} */
    :: (nReadScts > 0) ->
       ::FirstOffset+nScts==
           SAM[PU id].offset[nSamIdx] ->
         nScts++;nReadScts--;nSamIdx++;
       :: else-> break:
    :: else->break;
    od;
    BML MRead(PU id,nFirstOffset,nScts,pBuf);
    break:
   :: else;
   if /*line 1112: } while ( PU[PU id].nil != true) */
   :: PU[PU id].nil -> break;
   :: else;
   PU id++:
od;
```

Verification Performance of Spin





(a) Time consumption

(b) Memory consumption

- The requirement property was satisfied
- The data abstraction technique shows significant performance improvement upto 78% of memory reduction and 35% time reduction (for 5 logical sectors data)


# of physical units	5	6	7	8	9	10
Memory reduction	1					
Time reduction	23%	24%	26%	32%	34%	35%

Modeling by CBMC

- CBMC does not require an explicit target model creation
- An environment for MSR was specified using assume statements and the environment model was similar to the environment model in NuSMV
- For the loop bounds, we can get valid upper bounds from the loop structure and the environment setting
 - The outermost loop: L times (L is a # of LUs)
 - The 2nd outermost loop: 4 times (one LU contains 4 LS's)
 - The 3rd outermost loop: M times
 (M is a # of PUs)
 - The innermost loop: 4 times (one PU contains 4 PS's)





Verification Performance of CBMC



- Exponential increase in both time and memory. However, the slope is much lower than those of NuSMV and Spin, which makes CBMC perform better for large problems
- A problem of 10 PUs and 8 LS's has 8.6×10^5 variables and 2.9×10^6 clauses.

Performance Comparison





Conclusion

- We successfully applied CBMC to detect hidden bugs in the device driver for Samsung's OneNAND flash memory
 - Also, we established confidence in the correctness of the complex MSR
- Lessons learned
 - Software model checker as an effective unit testing tool
 - CBMC took modest amount of memory and time to detect bugs in USP
 - Exhaustive analysis can detect hidden bugs
 - Advantages of a SAT-based model checker
 - Analysis capability of whole ANSI-C
 - No abstract model required
- We believe that a SAT-based model checker can be utilized effectively as a unit testing tool to complement conventional testing



```
001: VOID PriRead(Read(UINT32 nDev, UINT32 nPbn, UINT32 nPgOffset) {
if (GET ONLD INT STAT(pstReg, PEND INT) != PEND INT)
     if ((nCmd==ONLD_CMD_ERASE_BLK) || (nCmd==ONLD_CMD_ERASE_RESUME)) {
        /* Issue Erase suspend */
        pstReg->nInt = (UINT16)INT_CLEAR;
        pstReg->nCmd = (UINT16)ONLD CMD ERASE SUSPEND;
           bEraseCmd = TRUE32;
408:
409: }
410:
411: /* Write, Read, and so on except Erase and Erase_Resume operation */
412:
         WAIT ONLD INT STAT(pstReg, PEND INT);
413:}
414:
419:if ((bEraseCmd == FALSE32) && (pstInfo->bNeedToSave == TRUE32)) {
420:
      pstInfo->nSavedStatus = GET ONLD CTRL STAT(pstReg, ALL STATE);
421:
     pstInfo->bNeedToSave = FALSE32;
      saved=1; // added by user for verification purpose
420:
423:}
424: assert(!(pstInfo->bNeedToSave) || saved);
```