

Formal Semantics of CCS

Moonzoo Kim

School of Computing, KAIST



Review of the Previous Class

■ Sequential system v.s. **Reactive** system

- ✦ Ex1. Mathematical functions with given inputs generate outputs
 - Usually **no** environment consideration and timing consideration.
- ✦ Ex2. Ad-hoc On-Demand Vector routing protocol
 - Should model multiple concurrent nodes (environment)
 - Should model communication among the nodes
 - Should model timely behavior (e.g. time-out, etc)

■ Modeling of a complex system

- ✦ Concurrency => interleaving semantics
- ✦ Communication => synchronization
- ✦ Hierarchy => refinement



- A process algebra consists of
 - ✚ a set of operators and **syntactic rules** for constructing processes
 - ✚ a **semantic mapping** which assigns meaning or interpretation to every process
 - ✚ a notion of **equivalence** or partial order between processes
- Advantages: A large system can be broken into simpler subsystems and then proved correct in a **modular fashion**. Also, **correctness** can be checked
 - ✚ A hiding or restriction operator allows one to abstract away unnecessary details.
 - ✚ Equality for the process algebra is also a congruence relation; and thus, allows the substitution of one component with another equal component in large systems.



■ A system is described as a set of communicating processes

- + Each process executes a sequence of actions
- + **Actions** represents either **inputs/outputs** or **internal computation steps**

■ A set of actions/events $Act = L \cup L' \cup \{\tau\}$

- + $L = \{a, b, \dots\}$ is a set of **names** and $L' = \{a', b', \dots\}$ is a set of **co-names**
 - $a \in L$ can be considered as the act of **receiving a signal**
 - $a' \in L'$ can be considered as the act of **emitting a signal**
 - τ is a special action to represent **internal hidden action**
- + $Act - \{\tau\}$ represents the set of externally **visible** actions:



Operational (transitional) semantics of CCS process

- ✦ Define the “execution steps” that processes may engaged in
- ✦ $P \xrightarrow{a} P'$ holds if a process P is capable of engaging in action a and then behaving like P'
- ✦ Define \xrightarrow{a} inductively using inference rules for operators
 - premises
 $\frac{}{} \text{-----} \text{ (side condition)}$
 conclusion

Example 1:

$$\text{Choice}_R \quad \frac{Q \xrightarrow{\alpha} Q'}{P+Q \xrightarrow{\alpha} Q'}$$

Example 2:

$$\text{Prefix} \quad \frac{}{\alpha.P \xrightarrow{\alpha} P}$$




Operators for Sequential Process

The idea: 7 elementary ways of producing or putting together labelled transition systems


1.Nil 0 No transitions (deadlock)

2.Prefix $\alpha.P$ ($\alpha \in Act$) in.out.0 \xrightarrow{in} out.0 \xrightarrow{out} 0

Prefix $\frac{(\text{empty})}{\alpha.P \xrightarrow{\alpha} P}$



3.Defn $A = P$ Buffer = in.out.Buffer
Buffer \xrightarrow{in} out.Buffer \xrightarrow{out} Buffer



Operators for Sequential Process (cont.)

4.Choice $P + Q$


BadBuf = in.($\tau.0$ + out.BadBuf)

$$\text{Choice}_L \frac{P \rightarrow P'}{P+Q \rightarrow P'}$$

$$\text{Choice}_R \frac{Q \rightarrow Q'}{P+Q \rightarrow Q'}$$

BadBuf $\xrightarrow{\text{in}}$ $\tau.0$ + out.BadBuf

$\xrightarrow{\tau} 0$ or $\xrightarrow{\text{out}} \text{BadBuf}$



Obs: No priorities between τ 's, a's or a's !

May use Σ notation to compactly represent sequential process

$$P = \sum_{i \in I} \alpha_i . P_i$$



Example: Boolean Buffer of Size 2

Action and Process Def.

in_0 : 0 is coming as input

in_1 : 1 is coming as input


out_0 : 0 is going out as output

out_1 : 1 is going out as output

Buf^2 : Empty 2-place buffer

Buf^2_0 : 2-place buffer holding 0

Buf^2_{01} : 2-place buffer holding
0 at head and 1 at tail



$$Buf^2 = in_0.Buf^2_0 + in_1.Buf^2_1$$

$$Buf^2_0 = out_0.Buf^2 + in_0.Buf^2_{00} + in_1.Buf^2_{01}$$

$$Buf^2_1 = out_1.Buf^2 + in_0.Buf^2_{10} + in_1.Buf^2_{11}$$

$$Buf^2_{00} = out_0.Buf^2_0$$

$$Buf^2_{01} = out_0.Buf^2_1$$

$$Buf^2_{10} = out_1.Buf^2_0$$

$$Buf^2_{11} = out_1.Buf^2_1$$



Operators for Concurrent Process

5. Composition

$$\text{Par}_L \frac{P \rightarrow^\alpha P'}{P|Q \rightarrow^\alpha P'|Q}$$

$$\text{Par}_R \frac{Q \rightarrow^\alpha Q'}{P|Q \rightarrow^\alpha P|Q'}$$

$$\text{Par}_\tau \frac{P \rightarrow^a P', Q \rightarrow^{a'} Q'}{P|Q \rightarrow^\tau P'|Q'}$$

Buf₁ = in.comm'.Buf₁
 Buf₂ = comm.out Buf₂
 Buf = Buf₁ | Buf₂

Par_L Buf

Par_τ -in-> comm'.Buf₁ | Buf₂


Par_R -τ> Buf₁ | out Buf₂

-out-> Buf₁ | Buf₂

Par_R Buf

Par_R -comm-> Buf₁ | out Buf₂


-out-> Buf₁ | Buf₂



Operators for Concurrent Process (cont.)

6. Restriction $P \backslash L$

$$\text{Res} \frac{P \rightarrow P'}{P \backslash L \rightarrow P' \backslash L} \quad \alpha \notin L \cup L'$$



$\text{Buf}_1 = \text{in.comm.Buf}_1$
 $\text{Buf}_2 = \text{comm'.out.Buf}_2$
 $\text{Buf} = (\text{Buf}_1 \mid \text{Buf}_2) \backslash \{\text{comm}\}$

Buf

- in-> $(\text{comm.Buf}_1 \mid \text{Buf}_2) \backslash \{\text{comm}\}$
- τ -> $(\text{Buf}_1 \mid \text{out.Buf}_2) \backslash \{\text{comm}\}$
- out-> $(\text{Buf}_1 \mid \text{Buf}_2) \backslash \{\text{comm}\}$

Buf

~~-comm'-> $\text{Buf}_1 \mid \text{out.Buf}_2$~~

$(\text{Buf}_1 \mid \text{Buf}_2) \backslash \{\text{comm}\}$: a **design** for buffer with separated input/output ports

$\text{ReqBuf} = \text{in.out.ReqBuf}$: a **requirement** for buffer design

$(\text{Buf}_1 \mid \text{Buf}_2) \backslash \{\text{comm}\} == \text{ReqBuf}$ means that buffer design **satisfies** the requirement



Operators for Concurrent Process (cont.)

7. Relabelling

$$\text{Rel} \frac{P \rightarrow^\alpha P'}{P[f] \rightarrow^{f(\alpha)} P'[f]}$$

$P[f]$

$\text{Buf} = \text{in.out.Buf}$

$\text{Buf}_1 = \text{Buf}[\text{comm}/\text{out}]$

$= \text{in.comm.Buf}_1$

$\text{Buf}_2 = \text{Buf}[\text{comm}'/\text{in}]$

$= \text{comm'.out.Buf}_2$

Relabelling function f must preserve complements:

$$f(a') = f(a)'$$

Relabelling function often given by name substitution as above





Example: 2-way Buffers

1-place 2-way buffer:

$$\text{Buf}_{ab} = a_+.b_-' . \text{Buf}_{ab} + b_+.a_-' . \text{Buf}_{ab}$$

$$\text{Buf}_{bc} = b_-.c_-' . \text{Buf}_{bc} + c_+.b_+' . \text{Buf}_{bc}$$

LTS:




$$\text{Buf}_{bc} =$$

$$\text{Buf}_{ab}[c_+/b_+, c_-/b_-, b_-/a_+, b_+/a_-]$$

(Obs:simultaneous substitution!)

$$\text{Sys} = (\text{Buf}_{ab} \mid \text{Buf}_{bc}) \setminus \{b_+, b_-\}$$



But what's wrong? **Deadlock occurs**
In other words, $\text{Sys} == \text{Buf}_{ac}$?



Summary of CCS Semantics

$$\text{Act} \frac{}{\alpha.P \rightarrow P}$$

$\text{in}.P \rightarrow P$

$$\text{Choice}_L \frac{P \rightarrow P'}{P+Q \rightarrow P'}, \quad \text{Choice}_R \frac{Q \rightarrow Q'}{P+Q \rightarrow Q'}$$

$\text{in}.P + \text{out}.Q \rightarrow P \text{ or } \rightarrow Q$

$$\text{Par}_L \frac{P \rightarrow P'}{P|Q \rightarrow P'|Q}, \quad \text{Par}_R \frac{Q \rightarrow Q'}{P|Q \rightarrow P|Q'}$$

$\text{in}.P | \text{in}'.Q \rightarrow P | \text{in}'.Q \text{ or } \rightarrow P | Q$

$$\text{Par}_\tau \frac{P \rightarrow P', Q \rightarrow Q'}{P|Q \rightarrow P'|Q'}$$

$\text{in}.P | \text{in}'.Q \rightarrow P | Q$

$$\text{Res} \frac{P \rightarrow P'}{P \setminus L \rightarrow P' \setminus L} \quad \alpha \notin L \cup L'$$

$(\text{in}.P | \text{in}'.Q) \setminus \{\text{in}\} \rightarrow (P | Q) \setminus \{\text{in}\} \text{ only}$

$$\text{Rel} \frac{P \rightarrow P'}{P[f] \rightarrow P'[f]}$$

$\text{in}.P [\text{out}/\text{in}] \rightarrow P[\text{out}/\text{in}]$



Proof of $((a.E + b.0) \mid a'.F) \setminus \{a\} \rightarrow_{\tau} (E \mid F) \setminus \{a\}$

$$\begin{array}{c}
 \text{Act} \text{ -----} \\
 a.E \rightarrow a \rightarrow E \\
 \\
 \text{Choice}_L \text{ -----} \quad \text{Act} \text{ -----} \\
 (a.E + b.0) \rightarrow a \rightarrow E \quad a'.F \rightarrow a' \rightarrow F \\
 \\
 \text{Par}_{\tau} \text{ -----} \\
 (a.E + b.0) \mid a'.F \rightarrow_{\tau} (E \mid F) \\
 \\
 \text{Res} \text{ -----} \\
 ((a.E + b.0) \mid a'.F) \setminus \{a\} \rightarrow_{\tau} (E \mid F) \setminus \{a\}
 \end{array}$$



■ Derive following process execution from the inference rules

$$\vdash (a.E + b.0) \mid a'.F \xrightarrow{a} E \mid a'.F$$

$$\vdash (a.E + b.0) \mid a'.F \xrightarrow{a'} (a.E + b.0) \mid F$$

$$\vdash (a.E + b.0) \mid a'.F \xrightarrow{b} 0 \mid a'.F$$

$$\vdash ((a.E + b.0) \mid a'.F) \setminus \{a\} \xrightarrow{b} (0 \mid a'.F) \setminus \{a\}$$

■ Draw corresponding labeled transition diagrams

$$\vdash (a.E + b.0) \mid a'.F$$

$$\vdash ((a.E + b.0) \mid a'.F) \setminus \{a\}$$

$$\vdash A = a.c'.A, B = c.b'.B$$

$$\bullet A \mid B, (A \mid B) \setminus \{c\}$$



Proof 1

$$\begin{array}{c}
 \text{Prefix} \quad \frac{}{a.E \rightarrow E} \\
 \text{Choice}_L \quad \frac{}{(a.E + b.0) \rightarrow E} \\
 \text{Par}_L \quad \frac{}{(a.E + b.0) \mid a'.F \rightarrow E \mid a'.F}
 \end{array}$$

Proof 2



$$\begin{array}{c}
 \text{Prefix} \quad \frac{}{a'.F \rightarrow F} \\
 \text{Par}_R \quad \frac{}{(a.E + b.0) \mid a'.F \rightarrow (a.E + b.0) \mid F}
 \end{array}$$

Proof 3

$$\begin{array}{c}
 \text{Prefix} \quad \frac{}{b.0 \rightarrow 0} \\
 \text{Choice}_R \quad \frac{}{(a.E + b.0) \rightarrow 0} \\
 \text{Par}_L \quad \frac{}{(a.E + b.0) \mid a'.F \rightarrow 0 \mid a'.F}
 \end{array}$$



Labeled Transition Systems



Example: Faulty Mutual Exclusion Protocol

```

byte cnt, byte x,y,z;
active[2] proctype user()
{
    byte me = _pid + 1; /* me is 1 or 2*/
again:
    x = me;
    if
    :: (y == 0 || y == me) -> skip
    :: else -> goto again
    fi;

    z = me;
    if
    :: (x == me) -> skip
    :: else -> goto again
    fi;

    y = me;
    if
    :: (z == me) -> skip
    :: else -> goto again
    fi;

    /* enter critical section */
    cnt++;
    assert( cnt == 1);
    cnt--;
    goto again
}

```

```

proc Sys = (P1|P2|X0|Y0|Z0|CNT0)\{x_[0-2],y_[0-2],z_[0-2],
test_x_[0-2],test_y_[0-2],test_z_[0-2], inc_cnt,dec_cnt}

```

```

proc P1   = x_1.(test_y_0.P1' + test_y_1.P1' + test_y_2.P1)
proc P1'  = z_1.(test_x_0.P1 + test_x_1.P1" + test_x_2.P1)
proc P1"  = y_1.(test_z_0.P1 + test_z_1.P1"' + test_z_2.P1)
proc P1"' = inc_cnt.dec_cnt.P1

```

```

proc P2   = x_2.(test_y_0.P2' + test_y_1.P2 + test_y_2.P2')
proc P2'  = z_2.(test_x_0.P2 + test_x_1.P2 + test_x_2.P2'')
proc P2"  = y_2.(test_z_0.P2 + test_z_1.P2 + test_z_2.P2''')
proc P2"' = inc_cnt.dec_cnt.P2

```

* Variable x, y, z, and cnt

```

proc UpdateX = 'x_0.X0 + 'x_1.X1 + 'x_2.X2
proc X0 = 'test_x_0.X0 + UpdateX
proc X1 = 'test_x_1.X1 + UpdateX
proc X2 = 'test_x_2.X2 + UpdateX

```

```

proc UpdateY = 'y_0.Y0 + 'y_1.Y1 + 'y_2.Y2
proc Y0 = 'test_y_0.Y0 + UpdateY
proc Y1 = 'test_y_1.Y1 + UpdateY
proc Y2 = 'test_y_2.Y2 + UpdateY

```

```

proc UpdateZ = 'z_0.Z0 + 'z_1.Z1 + 'z_2.Z2
proc Z0 = 'test_z_0.Z0 + UpdateZ
proc Z1 = 'test_z_1.Z1 + UpdateZ
proc Z2 = 'test_z_2.Z2 + UpdateZ

```

```

proc CNT0 = 'inc_cnt.cnt_1.CNT1
proc CNT1 = 'inc_cnt.cnt_2.CNT2 + 'dec_cnt.cnt_0.CNT0
proc CNT2 = 'dec_cnt.cnt_1.CNT1

```

```

proc Spec = cnt_1.cnt_0.Spec

```



■ Draw LTS diagrams

■ Buf² in the slide 6

■ Sys in the slide 10 (specify which two actions make τ if any)

■ Minimize Sys of slide 14 by using relabelling functions

■ Specify Peterson's mutual exclusion protocol for 2 processes

```
/* Peterson's solution to the mutual exclusion problem - 1981 */
```

```
boolean turn, flag[2];
```

```
byte ncrit;
```

```
active [2] proctype user(){
```

```
again:  flag[_pid] = 1;
```

```
        turn = _pid;
```

```
        while(!(flag[1 - _pid] == 0 || turn == 1 - _pid));
```

```
        ncrit++;
```

```
        assert(ncrit == 1);          /* critical section */
```

```
        ncrit--;
```

```
        flag[_pid] = 0;
```

```
        goto again;
```

```
}
```




- help <command>
- load <ccs filename>
- cat <process>
- compile <process>
- es <script file> <output file>
- eq -S <trace|bisim|obseq> <proc1> <proc2>
- le -S may <proc1> <proc2> /* Trace subset relation */
- quit
- sim <process>
 - ✚ semantics <bisim|obseq>
 - ✚ random <n>
 - ✚ back <n>
 - ✚ break <act list>
 - ✚ history
 - ✚ quit



Observational Trace Equivalence

- Sys is a **design** for buffer with separated input/output ports


- ✚ Sys = $(Buf_1 \mid Buf_2) \setminus \{comm_1, comm_2\}$
 - $Buf_1 = in.comm_1.Buf_1', Buf_1' = comm_2.Buf_1$
 - $Buf_2 = comm_1'.Buf_2, Buf_2 = out.comm_2'.Buf_2$



- Spec is a **requirement** for the buffer design

- Sys =_{TR} Spec?

- ✚ No. Sys has τ which Spec does not
 - $Exec(Sys) = \{in, in.\tau, in.\tau.out, in.\tau.out.\tau, \dots\}$
 - $Exec(Spec) = \{in, in.out, \dots\}$



- ✚ Yes. τ is an internal hidden action **not visible outside (not observable)**. Thus, τ is not included in an execution

- If $s \in Act^*$, then $\hat{s} \in (Act - \{\tau\})^*$ is the action sequence obtained by deleting all occurrences of τ from s .
 - Ex> $s = a.\tau.b.\tau.c$, then $\hat{s} = a.b.c$

- A set of observable executions: $Exec'(P) = \{\hat{s} \mid s \in Exec(P)\}$

- $Exec'(Sys) = \{in, in.out, \dots\}$

- $Exec'(Spec) = \{in, in.out, \dots\}$

Observational Bisimulation Equivalence


■ $P =_{\alpha} Q$ iff $P(-\tau \rightarrow)^* P' -\alpha \rightarrow Q' (-\tau \rightarrow)^* Q$ where $\alpha \in \text{Act} - \{\tau\}$

✚ Let $s \in (\text{Act} - \{\tau\})^*$. Then $q =_s q'$ if there exists s' s.t. $q -s' \rightarrow q'$ and $s = \hat{s}'$

■ τ is an internal hidden action which affects internal behaviors, although itself is not visible outside.

✚ $P = a.P + b.P$, $Q1 = a.Q1 + \tau.b.Q1$


- Suppose that 'a' means pushing button 'a'. Similarly for 'b'
 - P always allows a user to push any buttons.
 - Q1 allows a user to push button 'a' sometimes, button 'b' sometimes.
- Thus, we need to distinguish P from Q1 (P and Q1 are **not observationally bisimilar**), which can be done using $=_{\alpha}$ instead of $-\alpha \rightarrow$
 - $Q1 -a \rightarrow Q1$ implies $Q1 =_a Q1$. Similarly $Q2 -b \rightarrow Q1$ implies $Q2 =_b Q1$
 - $Q1 -a \rightarrow Q1 -\tau \rightarrow Q2$ implies $Q1 =_a Q2$. $Q2 -b \rightarrow Q1 -\tau \rightarrow Q2$ implies $Q2 =_b Q2$



Observational Bisimulation Equivalence

■ $\text{Sys} =_{\text{BS}} \text{Spec?}$ (see slide 8)

- ✚ No. Sys has τ which Spec does not (i.e. not strongly bisimilar)
- ✚ Yes. Sys is **observationally bismilar** to Spec
 - $\text{BS} = \{ (s0, \text{Spec}), (s1, \text{Spec}'), (s3, \text{Spec}), (s2, \text{Spec}') \}$
 - $s0 \text{ --in--> } s1$ implies $s0 = \text{in} \Rightarrow s1$. Similarly, $s2 \text{ --out--> } s3$ implies $s2 = \text{out} \Rightarrow s3$
 - $s0 \text{ --in--> } s1 \text{ --}\tau\text{--> } s2$ implies $s0 = \text{in} \Rightarrow s2$.
 - $s2 \text{ --out--> } s3 \text{ --}\tau\text{--> } s0$ implies $s2 = \text{out} \Rightarrow s0$



Action and Process Def.

a_i : start task $_i$

b_i : stop task $_i$

Requirements:

- a_1, \dots, a_n to occur cyclically
- a_i/b_i to occur alternately beginning with a_i

$\text{Sched}_{i,X}$ for $X \subseteq \{1, \dots, n\}$

- i to be scheduled
- X pending completion

$\text{Scheduler} = \text{Sched}_{i,\emptyset}$

$\text{Sched}_{i,X}$

$= \sum_{j \in X} b_j. \text{Sched}_{i,X-\{j\}}, \text{ if } i \in X$

$= \sum_{j \in X} b_j. \text{Sched}_{i,X-\{j\}}$
 $+ a_i. \text{Sched}_{i+1,X \cup \{i\}}, \text{ if } i \notin X$

