Formal Verification of a Flash **Memory Device Driver** - an Experience Report

Moonzoo Kim, Yunho Kim Provable Software Lab. CS Dept. KAIST Yunja Choi




School of EECS, Kyungpook National Univ. KNU



Hotae Kim Samsung Electronics



Summary of the Talk



 In 2007, Samsung requested to debug the device driver for the Samsung OneNAND™ flash memory, by using model checkers, for 6 months. This presentation describes a part of the result from the project.



Overview

Background

- Overview of the Unified Storage Platform (USP)
- Sector Translation Layer (STL)
- Multi-Sector Read operation (MSR)

Model Checking MSR

- Reports on the following three aspects
 - Target system modeling
 - Environment modeling
 - Performance analysis on the verification

Three different types of model checkers are used

- BDD based symbolic model checking (NuSMV)
- Explicit model checking (Spin)
- C-bounded model checking (CBMC)



PART I: Background


- Unified Storage Platform (USP)
 - Block diagram
 - Code statistics
- Logical-to-physical sector translation
 - Example of possible data distributions
- Multi-Sector Read operation (MSR)
 - Pseudo structure




Overview of the OneNAND® Flash Memory


Characteristics of OneNAND®


- Each memory cell can be written limited number of times only
 - Logical-to-physical sector mapping
 - Bad block management
 - Wear-leveling
- Performance enhancement
 - Multi-sector read/write
 - Asynchronous operations
 - Deferred operation result check



Logical to Physical Sector Mapping










 In flash memory, logical data are distributed over physical sectors.

Examples of Possible Data Distribution







(a) A distribution of "ABCDEF"

(b) Another distribution of "ABCDEF"

(c) A distribution of "FEDCBA"

Assumptions

- there are 5 physical units
- each unit has 4 sectors
- each sector is 1 byte long

Multi-Sector Read Operations (MSR)

pstSMC->pstSHPC->nStartVsn + nFirstOff

```
nSamIdx = (UINT16)(nLsn % pstSHPC->nLogSctsPerUnit);
while (nNumOfScts > 0)
    pstNew = pstSMC->pstLogUnitInfo[nLun].pstVirUnitInfo;
    /* get the number of logical sectors to be read in a current logical uni
    (pstSH
    /* update nNumOfScts */
    nNumOfScts -= nReadScts;
   if (pstNew != NULL)
        /* construct SAM table */
       if (_ConstructSam(pstSMC, nLun, STL_LRU_POLICY) != STL_SUCCESS)
           SM_ERR_PRINT((TEXT("[SM :ERR] _ConstructSam fail!! (Vol %d, Part
                         pstSMC->nVol, pstSMC->nPartID));
           SM_LOG_PRINT((TEXT("[SM :OUT] --SM_ReadSectors()\r\n")));
           return STL CRITICAL ERROR:
       while (nReadScts > 0)
           pstCurrent = pstNew;
           nFirstOffset = 0xFFFFFFFFF:
           nReadScts--;
           do
               if (pstCurrent->pSam[nSamIdx] < SM_SAM_DELETED)
                   /* get first sector offset */
                   nFirstOffset = pstCurrent->pSam[nSamIdx];
                   nSamIdx++;
                   /* get the number of sequential sectors */
                   while (nReadScts > 0)
                       if ((nFirstOffset + nScts) == pstCurrent->pSam[nSamI
                           nScts++;
                           nReadScts--:
                           nSamIdx++;
                           break:
                   /* read multiple sectors through BML */
                   nBErr = BML\_MRead(pstVNC->nVol.
```

1032

1033 1034

1035

1036 1037

1038

1039

1040

1041

1042

1043 1044

1045

1046

1047 1048 1049

1050

1051

1052

1053 1054 1055

1056 1057

1058

1059 1060

1061 1062

1063

1064 1065 1066

1067 1068

1069

1070

1071 1072

1073 1074 1075

1076

1077

1082 1083 1084

1085

1086

1087

MSR reads
consecutive physical
sectors together for
improving read
performance

Statistics

- 157 lines long
- 4 level nested loops
- 4 parameters to specify logical data to read (from where, to where, how long, read flag)

KAIST

Loop Structure of MSR

```
01:curLU = LU0;
                              Loop1: iterates over LUs
02:while(curLU != NULL ) {
03:
      readScts = # of sectors to read in the current LU
      while(readScts > 0 ) { | Loop2: iterates until the current LU is read completely
04:
05:
          curPU = LU->firstPU:
          while(curPU != NULL ) { | Loop3: iterates over PUs linked to the current LU
06:
              while(...) { | Loop4: identify consecutive PS's in the current PU
07:
08:
                   conScts = # of consecutive PS's to read in curPU
09:
                   offset = the starting offset of these consecutive PS's in curPU
10:
11:
              BML READ(curPU, offset, conScts);
12:
               readScts = readScts - conScts;
13:
              curPU = curPU->next;
14:
15:
16:
      curLU = curLU->next;
17:}
```

PART II: Model Checking Results

- Verification of MSR by using NuSMV, Spin, and CBMC
 - NuSMV: BDD-based symbolic model checker
 - Spin: Explicit model checker
 - CBMC: C-bounded model checker
- The requirement property is to check
 - after_MSR -> (∀i. logical_sectors[i] == buf[i])
- We compared these three model checkers empirically

Verification by NuSMV

- NuSMV was the first choice as a verification tool, since
 - BDD-based symbolic model checkers have been known to handle large state spaces
 - 2. MSR operates with a semi-random environment (i.e. all possible configurations of PUs and SAMs analyzed)
 - 3. Data structure of MSR can be abstracted in a simple array form with assignments and equality checking operations only
 - 4. MSR is a single-threaded program



Target Model Creation in NuSMV

- We had to introduce control points variables, since
 - C is control-flow based

Driver -

- NuSMV modeling language is dataflow-based
- Linked list is replaced by an array operation.
 - Array index variables should be statically expanded, since NuSMV does not support index variables
- As a result, the final NuSMV model is more than 1000 lines long

2: while(x>=0){ 3: y = x;	A fragment of C	Conversion to parallel statements based on control and data dependency	Corresponding NuSMV code	
Ve 1 esac;	2: while(x>=0){ 3: y = x; ← DP2 4: x;} ← DP3	1: if (!DP1) { x=x-1; DP1 =1;} 2: if ((DP1 DP3) && x>=0) { y = x; DP2=1; DP3=0; } 3: if (DP2) {	next(DP2):= case (DP1 DP3) & (x >= 0) : 1;	

Modeling in NuSMV (2/2)

Environment model creation

- The environment of MSR (i.e., PUs and SAMs configurations) can be described by invariant rules. Some of them are
 - 1. One PU is mapped to at most one LU
 - 2. Valid correspondence between SAMs and PUs:

If the *i* th LS is written in the *k* th sector of the *j* th PU, then the *i* th offset of the *j* th SAM is valid and indicates the k'th PS,

Ex> 3^{rd} LS ('C') is in the 3^{rd} sector of the 2^{nd} PU, then SAM1[2] ==2 i=3 k=3 i=2

3. For one LS, there exists only one PS that contains the value of the LS:

The PS number of the *i* th LS must be written in only one of the (*i* mod 4) th offsets of the SAM tables for the PUs mapped to the


corresponding LU.


GAING GAIN-						•	-			•	
Sector 0	1			0						Ε	
Sector 1		1			1		Α	В			F
Sector 2		2						C			
Sector 3			3			a			D		

PIIO~PIIA

SAMO~SAMA

Verification Performance of NuSMV





- Verification was performed on the machine equipped with Xeon5160 (3Ghz, 32Gbyte Memory), 64 bit Fedora Linux 7, NuSMV 2.4.3
- The requirement property was proved correct for all the experiments (i.e., MSR is correct in this small model)
 - For 7 sectors long data that are distributed over 7 PUs consumes more than 11 hours while consuming only 550 mb memory

Performance Analysis

- The MSR model (5 LS's and 5 PUs) has 365 BDD variables for its symbolic representation
 - At least 240 BDD variables are required for PUs and SAMs
 - 5 (# of PUs) x 4 (sectors/PU) x 2 (current/next) x 3 (bits)
- The same MSR model generated 1.2 million BDD nodes.
- Dynamic reordering takes more than 90% of total verification time
 - Time is the bottleneck in this NuSMV verification task



Modeling by Spin

A target model

- Translated from the MSR C code through Modex which is an automated C-to-Promela translator with embedded C statements
 - Modex translates MSR into the same 4 level-nested loop control structure

An environment model

- PUs and SAMs, which takes most of memory, are tracked, but not stored in the state vector through a data abstraction technique
 - c_track keyword and Unmatched parameter
 - Based on the observation that SAMs and PUs are sparse
 - Only a unique signature of the current state of PUs and SAMs is stored succinctly

 Sector 0
 1
 0
 E


 Sector 1
 1
 1
 AB
 F


 Sector 2
 2
 C
 D

 Sector 3
 3
 D
 Moonzoo Kim et al.
 Moonzoo Kim et al.

WISI

Verification Performance of Spin





(a) Time consumption


- (b) Memory consumption
- The requirement property was satisfied
- The data abstraction technique shows significant performance improvement upto 78% of memory reduction and 35% time reduction (for 5 logical sectors data)

# of physica	1 units	5	6	7	8	9	10	hnn
Memory red	uction	17%	38%	57%	68%	74%	78%	
Time redu	ction	23%	24%	26%	32%	34%	35%	nzoo Kim et a





Modeling by CBMC

- CBMC does not require an explicit target model creation
- An environment for MSR was specified using assume statements and the environment model was similar to the environment model in NuSMV
- For the loop bounds, we can get valid upper bounds from the loop structure and the environment setting
 - The outermost loop: L times (L is a # of LUs)
 - The 2nd outermost loop: 4 times (one LU contains 4 LS's)
 - The 3rd outermost loop: M times
 (M is a # of PUs)
 - The innermost loop: 4 times(one PU contains 4 PS's)



Verification Performance of CBMC







(a) Time consumption

- (b) Memory consumption
- Exponential increase in both time and memory. However, the slope is much lower than those of NuSMV and Spin, which makes CBMC perform better for large problems
- A problem of 10 PUs and 8 LS's has 8.6x10⁵ variables and 2.9 x 10⁶ clauses.



Performance Comparison





Conclusion

- Application of Model Checking to Industrial SW Project
 - Current off-the-shelf model checkers showed their effectiveness to debug a part of industrial software, if a target portion is carefully selected
 - Although model checker worked on a small scale problem, it still contributes due to its exhaustive exploration which is complementary to the testing result
- Comparison among the Three Model Checkers

	Modeling Difficulty	Memory Usage	Verification Speed
NuSMV	Most difficult	Good	Slow
Spin	Medium difficult	Poor	Fast
CBMC	Easiest	Best	Fastest








Requirement Elicitation

- Utilizes a top-down approach
 - We selected 3 functional requirements with "Very High" priority in the USP SRS document
 - "2.2.1 Support prioritized read operation" (pg 14)
 - Issues on synchronization
 - "2.2.3 Keep data integrity" (pg 15)
 - Issues on handling exceptions/failures
 - "2.2.6 Manage sectors" (pg 17)
 - Issues on complex sector mapping
 - Focused on the above three requirements, we investigated STL/BML/LLD/DPM documents as well as C code to enumerate detailed points to check explicitly
 - Reported in the 50 pgs document "Requirement Specification과 Detailed Design Specification 분석을 통한 검증기준 정리 결과"



Ex> Page Fault Handling While a Device is Being Programmed (ADS 4.4 p.22)



13. LLD checks whether OneNAND is ready status or busy status.


- 현재 busy 상태임을 정확히 인식하는지 확인
- 14. If OneNAND is busy status, wait until it is ready.
- 무한 loop에 빠지는 상황발생 가능성 확인
- 15. After OneNAND become ready status, it checks whether the NeedToSave Flag is set to TRUE or FALSE.
- 16. If the NeedToSave Flag is set to TRUE, LLD checks a program or erase operation status of OneNAND.
- 17. OneNAND returns the program status or the erase status.
- CTRL STAT 상태값의 정확한 반환확인
- 18. LLD stores the program status or the grase status.
- CTRL_STAT 상태값을 nSavedStatus에 저장여부확인
- 19 LLD sets the NeedToSave Flag to FALSE
- 20. LLD requests OneNAND to read the desired page. 21~23. Return Success/Fail.

• • •

Moonzoo Kim et al



Ex 1. Inconsistencies Detected



- "Data writing without page fault" ADS 4.8 28pg
 - It describes a use case where repeated locking without unlocking is possible
 - However, actual code (ONLD_Write()in ONLDNonAtomic.c) does not have such behavior because unlock is performed before jumping back

Ex 2.Inconsistencies Detected

26




Figure 4-11 The flow chart to read sectors

"Sector Read" STL DDS 4.2.4 34pg

- It describes that multisector reading operation traverses a list of PU only once, which causes incomplete sector read
- However, actual code (SM ReadSectors() in SectorMap.c) traverses a list of PU repeatedly, which enables complete sector reading with a performance penalty

WISI

Excerpts of the SMV Model

```
MODULE main
-- Variable declaration
VAR
        : array 0..4 of sam_type;
 SAM
 PU
        : array 0..4 of PU_type;
 buf
        : array 0..4 of 0..5;
 nScts: 0..5;
-- SPEC
INVARSPEC (after first do ->
PU[0].sect[0]=1 &
PU[0].sect[1]=2 &
PU[0].sect[2]=3 &
PU[0].sect[3]=4 &
PU[3].sect[0]=5)
```

```
init(buf[0]):=0;
-- if( pBuf==0 && 0 < nScts )
     buf[0]= PU[PU_id].sect[nFirstOffset]
next(buf[0]):
 case after_fourth_do:
    case pBuf = 0 \& 0 < nScts: -- i=0
    case
      PU id=0 & nFirstOffset=0: PU[0].sect[0];
      PU id=0 & nFirstOffset=1: PU[0].sect[1];
      PU id=0 & nFirstOffset=2: PU[0].sect[2];
      PU id=0 & nFirstOffset=3: PU[0].sect[3];
      PU_id=4 & nFirstOffset=3 : PU[4].sect[3];
    esac:
 esac;
init(buf[1]):=0;
next(buf[1]):= ...
```

Excerpts of the Spin Model

```
active proctype SM ReadSectors() {
  byte buf[NUM LS USED];
  byte nScts;
  byte nFirstOffset;
  byte nNumOfScts=NUM LS USED;
  byte nReadScts=nNumOfScts;
  byte nSamldx;
  do /* 1047: while (nNumOfScts >0) { */
  :: nNumOfScts > 0 ->
    PU id = lui[nLun]:
    if /* nReadScts = ... */
    :: (SECT PER U-nSamIdx)> nNumOfScts ->
      nReadScts = nNumOfScts:
    :: else->nReadScts =SECT PER U- nSamldx;
    fi:
    nNumOfScts = nNumOfScts - nReadScts;
       /* line 1068: while (nReadScts > 0) */
    :: (nReadScts > 0) -> PU id = lui[nLun];
       nFirstOffset=255:
       nScts=1; nReadScts--;
```


```
do /* line 1075: do {... */
:: true;
  if /* line 1077: if(pstCurrent->pSam[nSamIdx]...*/
  :: SAM[PU id].valid[nSamIdx]-> nFirstOffset =
    SAM[PU id].offset[nSamldx];nSamldx++;
    do /* line 1084:while (nReadScts > 0) { ...} */
    :: (nReadScts > 0) ->
      ::FirstOffset+nScts==
        SAM[PU id].offset[nSamldx] ->
        nScts++;nReadScts--;nSamIdx++;
      :: else-> break:
    :: else->break;
    od:
    BML MRead(PU id,nFirstOffset,nScts,pBuf);
    break:
  :: else;
  fi;
  if /*line 1112: } while ( PU[PU id].nil != true) */
  :: PU[PU id].nil -> break;
  :: else;
  fi:
  PU id++;
od;
```

Difficulties in Testing the USP File System

- Limitation of detecting bugs through actual testing
 - For example, if data is *l* sectors long and there are *n* physical units,
 then the possible number of distribution is

$$\sum_{i=1}^{n-1} ({}_{(4\times i)}C_4 \times 4!) \times ({}_{(4\times(n-i))}C_{(l-4)} \times (l-4)!)$$

- If 6 LS's are distributed over 1000 PUs, 3.9x10²² cases exist
 - Even10¹⁰ random tests only covers tiny fraction of possible cases
- Lack of fine control over the USP system
 - Most testings are performed at the file system level
 - Subtle bugs are hard to detect, for example



Modeling in NuSMV (2/2)

Environment model creation

Drive

- The environment of MSR (i.e., PUs and SAMs configurations) can be described by invariant rules. Some of them are
 - 1. One PU is mapped to at most one LU
 - 2. If the *i* th LS is written in the *k* th sector of the *j* th PU, then the (*i* mod 4) th offset of the *j* th SAM is valid and indicates the PS number *k*,

 The PS number of the i th LS must be written in only one of the (i mod 4) th offsets of the SAM tables for the PUs mapped to the corresponding LU.

$$\forall i,j,k \; (logical_sectors[i] = PU[j].sect[k] \rightarrow (SAM[j].valid[i \; mod \; m] = true$$
 & $SAM[j].offset[i \; mod \; m] = k$ & $\forall p.(SAM[p].valid[i \; mod \; m] = false)$ where $p \neq j \; \text{and} \; PU[p] \text{ is mapped to} \lfloor \frac{i}{m} \rfloor_{th} \; LU))$

USP Code Statistics

