



C5 Process

ON Semiconductor (formerly AMIS) 0.50 Micron



Process Family Description

This non-silicided CMOS process has 3 metal layers and 2 poly layers, and a high resistance layer. Stacked contacts are supported. The process is for 5 volt applications. MOSIS orders EPI wafers for this process. Non-EPI (bulk) is an additional cost option and not available for MEP submissions. For further information, see the [ON Semiconductor Foundry Mixed-Signal Offerings](#) web page.

C5N Process

PIp (poly2 over poly) capacitors ($950 \text{ aF}/\mu\text{m}^2$) and the HRP (High Resistance) option are available on multiproject runs.

C5F Process

The C5F process offers the above layers of C5N plus Thick_Gate, N_Minus_Implant (Npblk), and P_Minus_Implant (Ppblk).

Design Rules

This process supports the following design rules.

Design Rules	Lambda ¹	Feature Size ¹	Availability
ON Semi C5F/N Rules	n/a	0.60	MOSIS, ON Semiconductor
SCMOS_SUBM	0.30	0.60	MOSIS in PDF
SCMOS	0.35	0.60 (after sizing)	MOSIS in PDF

¹Values in micrometers (μm)

Review the [CMP and antenna guidelines](#) which apply to both sets of design rules.
MOSIS Technology Codes See [Technology Codes for ON Semiconductor C5F/N Process](#).

Important note about pads. The bonding pads on designs submitted to these runs should have metal2 (and via2) under the metal3. If these guidelines are not followed, metal lifting problems can occur.

ON Semiconductor Design Rules, Process Specifications, and SPICE Parameters
ON Semiconductor has sub-licensed MOSIS to distribute this information to customers who do not have a [MyAMIS](#) or [MyON](#) account. To obtain any of these items you must have an account with MOSIS, submit the on-line ON Semiconductor Access Request, then sign both the Confidentiality Agreement (CDA) and Design Kit License Agreement (DKLA).

Reticle/Wafer Size, Steps, Turnaround Time, Wafer and Die Thickness.

ON Semiconductor C5 Process							
Wafer Size (inches)	Reticle Size (milli- meters, approx.)	Reticle Copies Stepped on Wafer (approx.)	Turn- around Time (weeks, approx.) ⁽¹⁾	Die Thickness (+/- .5 mil)		Wafer Thickness	
				Mils	Micro- meters	Mils	Micro- meters
8	21 x 21	55	26 weeks	10	250	30	760

¹ON Semi is experiencing a line load issue for the foreseeable future that pushes out delivery up to 26 weeks.

Related Resources

[MOSIS-Supported ON Semiconductor Processes](#)
[ON Semiconductor Technology Codes & Layer Maps](#)
[ON Semiconductor Document Access](#)