## "make" and Makefiles

#### Motivation


- large software projects usually consist of dozen (perhaps hundreds) of files
- most of the files correspond to:
  - source code
  - object code
  - interface descriptions
  - configuration information
  - automatically-generated documentation
- a software "build":
  - constructing an executable version of the program
- how do we build software efficiently?
  - a small change to one part of the program should not require the reprocessing of every other file

#### **Makefiles**

- "make" is an important Unix command
  - uses a file describing "dependencies"
  - these dependencies encode the relationship amongst files
    - if file A uses the information in file B...
    - and if file C does not use information in file B...
    - then any change to B should result in only A being reprocessed
- reprocessing several files instead of all project files can produce a real time savings
  - "processing" often means "compilation"
  - most of the code remains unchanged from compilation to compilation
- inter-file "dependencies" are represented in a "makefile"
  - these are used to recompile only those files that need to be recompiled because of changes

# A simple compilation

- Your program consists of file.h, file.c
- You compile file.c: gcc file.c
- The compiler generates first file.o then a.out
  - we could also write gcc file.c -o file to change the name of the executable file



# **Compiling with several files**

- Good programming practice suggests we break programs into smaller modules
- Each module corresponds to a separate file
- Example:
  - compiling two source C files with a common include file (green.c, blue.c, common.h) gcc green.c blue.c
  - the compiler translates green.c and blue.c into object files, and then creates an executable named a.out
    - could also write gcc green.c blue.c -o colour to create executable named colour

#### Compiling with separate files...


We can also compile them one at a time:

```
gcc -c blue.c
gcc -c green.c
gcc blue.o green.o
```


- In order to create blue.o, we need blue.c and common.h
- In order to create green.o, we need green.c and common.h
- In order to create a.out, we need green.o and blue.o

## **Dependencies**

- Each generated file depends on others to be created.
- For example: blue.o depends on blue.c and common.h
- In general, each created file depends on at least one input file.
- This dependency relationship can be drawn as a graph called a "dependency graph"



# Dependency graph for a program



University of Victoria
Department of Computer Science

SENG265: Software Development Methods "Make" tool: Slide 7

# makefile: example

```
SHELL=/usr/bin/bash


CC=gcc

newlinker: newlinker.o newsets.o
$(CC) -o newlinker newlinker.o newsets.o

newlinker.o: newlinker.c newsets.h
$(CC) -c -g -Wall -ansi newlinker.c

newsets.o: newsets.c newsets.h
$(CC) -c -g -Wall -ansi newsets.c

clean:
-rm newlinker.exe newlinker.o newsets.o
```



# using make: example

using "makefile" from previous page

```
> make
gcc -c -g -Wall -ansi newlinker.c
gcc -c -g -Wall -ansi newsets.c
gcc -o newlinker newlinker.o newsets.o
> touch newsets.c
> make
gcc -c -g -Wall -ansi newsets.c
gcc -o newlinker newlinker.o newsets.o
```

 typing "make" with no arguments means "use first rule in the makefile"

## makefile: features

- rules: consists of three parts
  - target: some name
    - could be the name of a program
    - could be a name we give to a set of programs
  - dependencies: list of files (and possibly empty)
  - command: UNIX command needed to perform work for target
  - always put a tab before the list of commands!
  - comments are Python-style (lines beginning with "#" character)
- variables
  - clears up the clutter of a makefile
  - eases the modification of makefiles
  - defined on their own line
  - used with a combination of \$ and ()
  - if you wish to refer to '\$' in the makefile, call it \$\$.

#### More about variables

Another example

```
OBJECTS=data.o main.o io.o

project1: $(OBJECTS)
    gcc $(OBJECTS) -o project1

data.o: data.c data.h
    gcc -c data.c

main.o: data.h io.h main.c
    gcc -c main.c

io.o: io.h io.c
    gcc -c io.c
```

# **Implicit compilation**

- Certain standard ways of remaking target files are used very often. For example, one customary way to make an object file is from a C source file using the C compiler, 'gcc'.
- Implicit rules tell make how to use customary techniques so that you do not have to specify them in detail when you want to use them.
- For example, C compilation typically takes a '.c' file and makes a '.o' file.
- make applies the implicit rule for C compilation when it sees this combination of file name endings.

# **Example using implicit rules**

• Compiling .c: into .o:

```
$(CC) -c $(CPPFLAGS) $(CFLAGS)
```

Linking a single .o into an executable:

```
$(CC) $(LDFLAGS) file.o $(LOADLIBS) $(LDLIBS)
```

# **Example using implicit rules**

```
default: single
CFLAGS=-Wall -pedantic -ansi -g -DNDEBUG
CC=gcc
LDLIBS=-lm
INCLUDES=debug.h
single: single.o teams.o input.o
single.o: teams.h single.c $(INCLUDES)
teams.o: teams.h teams.c input.h $(INCLUDES)
input.o: input.h input.c $(INCLUDES)
clean:
       -rm -f *.o
```

## makefile: another example

```
edit : main.o kbd.o command.o display.o \
       insert.o search.o files.o utils.o
       gcc -o edit main.o kbd.o command.o display.o \
                   insert.o search.o files.o utils.o
main.o : main.c defs.h
       gcc -c main.c
kbd.o : kbd.c defs.h command.h
       gcc -c kbd.c
command.o : command.c defs.h command.h
       gcc -c command.c
display.o : display.c defs.h buffer.h
       gcc -c display.c
insert.o : insert.c defs.h buffer.h
       gcc -c insert.c
search.o : search.c defs.h buffer.h
       gcc -c search.c
files.o : files.c defs.h buffer.h command.h
       gcc -c files.c
utils.o : utils.c defs.h
       gcc -c utils.c
```

#### Make is for more than programming!

```
FILE=13 make
default: $(FILE).pdf $(FILE) 4up.pdf
%.dvi: %.tex
        latex $<
%.ps: %.dvi
         dvips -t letter -t landscape -o $@ $<</pre>
$(FILE) 4up.ps: $(FILE).ps
         psnup -r -pletter -4 $< $@
$(FILE)_4up.pdf: $(FILE)_4up.ps
         ps2pdf $< $@
$(FILE).pdf: $(FILE).ps
        ps2pdf $< $@
pdfs: $(FILE).pdf $(FILE) 4up.pdf
copy pdfs:
        cp *.pdf ../../html/lectures
```

#### additional features

- phony targets
  - correspond to actions taken which depend on no files
  - "clean": often used to delete object files from a set of subdirectories
- "recursive" makefiles
  - Gnu's **gmake** and Microsoft's **nmake**
  - rather than construct one large makefile, smaller makefiles are kept in each sub-directory
  - top makefile in the directory hierarchy builds its sub-directory makefiles
- "include" files
  - the same information (e.g., variable values) may be needed in separate makefiles
  - write this information once, and then write an "include" statement in the appropriate makefiles

### Who writes "makefiles"?

- for small projects:
  - you
  - course instructor
  - project administrator
- for larger projects:
  - tools for discovering dependencies
  - configuration programs which construct makefiles for specific environment
- makefile "gotchas"
  - use "tab" character to indent commands!!!
  - the "\" is used to continue commands on another line