## Spartan-3A/3AN Starter Kit Board Schematic


(Annotated) 21-AUG-2007





For additional information ... www.xilinx.com/s3astarter


See UG334: Spartan-3A/3AN Starter Kit User Guide for further information on each board feature
















































**FPGA Transmit** Pairs of pins on the 2x17 stake pin header header form potential differential I/O pairs.  $\circ$ Optionally, each pin can be a single-ended 001 I/O pin. 00 \_ T 1 + 0 010 Each individual differential I/O pair is routed with matched 10 01 2 30 O14 100-ohm impedance. 50 016 16 VCC0\_012 7 O O 1 E

T 1 -V C C O \_ O 1 2 190 020 T 3 -<u>+ E T</u> 10 02 2 3O O2 T4-50 026 7 O 2 B TCK+ TCK-OEO OE 1 1 O O 3 2 

Receive 2x17 stake pin header  $\bigcirc$   $\bigcirc$  2 004 R 0 + R 0 -006 O O 8 O O1 0 10 012 3 O O1 4 150 016 V C C O \_ O 1 2 170018 19 19 020 + E R 210 022 - E R The receive clock differential pair feeds the GCLK6 and 2 3 O C 2 4 GCLK7 global clock inputs, 250 026 which in turn connect to the top, right DCM labeled DCM\_X2Y3 RCK+ 0 EO O e s ≥ EO ○ E E

If using differential inputs, set the DIFF\_TERM=TRUE constraint. There are no external termination resistors provided on the board.

INST <1/0\_BUFFER\_INSTANTIATION\_NAME> DIFF\_TERM = "TRUE" ;





\*NOTE: These signals are 100A Differential pairs and must be routed within 0.25"

В