Exp No. 1 (ALU 8 Bit)

```
VHDL CODE:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
useieee.NUMERIC_STD.all;
----- ALU 8-bit VHDL -----
entity ALU is
generic (
constant N: natural := 1 -- number of shited or rotated bits
  );
  Port (
  A, B
         : in STD_LOGIC_VECTOR(7 downto 0); -- 2 inputs 8-bit
ALU_Sel: in STD_LOGIC_VECTOR(3 downto 0); -- 1 input 4-bit for selecting function
ALU_Out : out STD_LOGIC_VECTOR(7 downto 0); -- 1 output 8-bit
Carryout : out std_logic
                         -- Carryout flag
  );
end ALU;
architectureBehavioral of ALU is
signalALU_Result : std_logic_vector (7 downto 0);
signaltmp: std_logic_vector (8 downto 0);
begin
process(A,B,ALU_Sel)
begin
case(ALU_Sel) is
```

```
when "0000" => -- Addition
ALU Result \leq A + B;
when "0001" => -- Subtraction
ALU_Result \le A - B;
when "0010" => -- Multiplication
                                                                                         *
ALU_Result<=
                          std_logic_vector(to_unsigned((to_integer(unsigned(A)))
to_integer(unsigned(B))),8));
when "0011" => -- Division
ALU Result<=
                          std_logic_vector(to_unsigned(to_integer(unsigned(A)))
to_integer(unsigned(B)),8));
when "0100" => -- Logical shift left
ALU_Result<= std_logic_vector(unsigned(A) sll N);
when "0101" => -- Logical shift right
ALU_Result<= std_logic_vector(unsigned(A) srl N);
when "0110" => -- Rotate left
ALU_Result<= std_logic_vector(unsigned(A) rol N);
when "0111" => -- Rotate right
ALU_Result<= std_logic_vector(unsigned(A) ror N);
when "1000" => -- Logical and
ALU_Result<= A and B;
when "1001" => -- Logical or
ALU_Result<= A or B;
when "1010" => -- Logical xor
ALU_Result<= A xor B;
when "1011" => -- Logical nor
ALU_Result<= A nor B;
when "1100" => -- Logical nand
ALU_Result<= A nand B;
when "1101" => -- Logical xnor
ALU_Result<= A xnor B;
when "1110" => -- Greater comparison
```

```
if(A>B) then
ALU_Result <= x"01";
else
ALU_Result <= x"00";
end if;
when "1111" => -- Equal comparison
if(A=B) then
ALU_Result\leq x"01";
else
ALU_Result <= x''00'';
end if;
when others =>ALU_Result <= A + B;
end case;
end process;
ALU_Out<= ALU_Result; -- ALU out
tmp \le (0' \& A) + (0' \& B);
Carryout <= tmp(8); -- Carryout flag
endBehavioral;
```

Test Bench Code:

ENTITY tb_ALU IS

```
LIBRARY ieee;

USE ieee.std_logic_1164.ALL;

useIEEE.std_logic_unsigned.all;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--USE ieee.numeric_std.ALL;
```

```
END tb_ALU;
ARCHITECTURE behavior OF tb_ALU IS
  -- Component Declaration for the Unit Under Test (UUT)
  COMPONENT ALU
PORT(
A: IN std_logic_vector(7 downto 0);
B: IN std_logic_vector(7 downto 0);
ALU_Sel: IN std_logic_vector(3 downto 0);
ALU_Out : OUT std_logic_vector(7 downto 0);
Carryout : OUT std_logic
    );
  END COMPONENT;
    --Inputs
signal A: std_logic_vector(7 downto 0) := (others => '0');
signal B : std_logic_vector(7 downto 0) := (others => '0');
signalALU_Sel: std_logic_vector(3 downto 0) := (others => '0');
--Outputs
signalALU_Out : std_logic_vector(7 downto 0);
signal Carryout : std_logic;
signal i:integer;
BEGIN
-- Instantiate the Unit Under Test (UUT)
uut: ALU PORT MAP (
     A \Rightarrow A,
```

 $B \Rightarrow B$,

ALU_Sel =>ALU_Sel,

```
ALU_Out =>ALU_Out,
      Carryout => Carryout
    );
 -- Stimulus process
stim_proc: process
begin
   -- hold reset state for 100 ns.
   A \le x''0A'';
 B <= x"02";
ALU_Sel \le x"0";
fori in 0 to 15 loop
ALU_Sel<= ALU_Sel + x"1";
wait for 100 ns;
end loop;
   A \le x"F6";
 B \le x''0A'';
wait;
end process;
```

END;

Output:



