Exp.4 (universal Shift Register)

Code:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entityShiftReg is
 Port (Din: in STD_LOGIC_VECTOR (3 downto 0);
MOD1: in STD_LOGIC_VECTOR (1 downto 0);
CLK: in STD_LOGIC;
RST: in STD_LOGIC;
Dout : buffer STD_LOGIC_VECTOR (3 downto 0));
endShiftReg;
architecture Behavioral of ShiftReg is
signal MSBIN, LSBIN: STD_LOGIC;
signal TEMP: STD_LOGIC_VECTOR(3 DOWNTO 0);
begin
MSBIN \leq Din(3);
 LSBIN \leq Din(0);
 PROCESS (CLK, RST)
  BEGIN
    IF (RST = '1') THEN
Dout<= "0000";
      TEMP <= "0000";
    ELSIF (CLK'EVENT AND CLK = '1') THEN
      CASE MOD1 IS
        WHEN "00" =>
Dout <= MSBIN &Dout(3 DOWNTO 1); -- Adjusted this line
        WHEN "01" =>
Dout <= Din;
```

WHEN "10" =>

TEMP <= MSBIN &TEMP(3 DOWNTO 1); -- Adjusted this line

Dout <= TEMP;

WHEN "11" =>

Dout <= Dout(2 DOWNTO 0) & LSBIN;

WHEN OTHERS =>

Dout<= "0000";

END CASE;

END IF;

END PROCESS;

end Behavioral;

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
esign)
| View: ( ) | Implementa ( ) | Simular
                                                                      entity ShiftReg is

Fort ( Din : in STD_LOGIC_VECTOR (3 downto 0);

MOD1 : in STD_LOGIC_VECTOR (1 downto 0);

CLK : in STD_LOGIC;

RST : in STD_LOGIC;

Dout : buffer STD_LOGIC_VECTOR (3 downto 0));
    Behavioral
Œ
1
                                                    Ŋ
     UniversalShiftReg

arana100t-2lcsg324

ShiftReg - Behavioral (Shif
=
                                                                     end ShiftReg;
                                                               11
                                                    1
architecture Behavioral of ShiftReg is
signal MSBIN, LSBIN: STD_LOGIC;
signal TEMP: STD_LOGIC_VECTOR(3 DOWNTO 0);
                                                    %
V
                                                               13
                                                               14
15
16
                                                    %
                                                    34
                                                               17
18
19
                                                                           MSBIN <= Din(3);
LSBIN <= Din(0);
                                                    (
                                                                             PROCESS (CLK, RST)
                                                               20
                                                                                  IN

IF (RST = '1') THEN

Dout <= "0000";

TEMP <= "0000";
                                                               23
                                                               24
25
     No Processes Running
                                                                                  ELSIF (CLK'EVENT AND CLK = '1') THEN
CASE MODI IS
WHEN "00" =>
                                                               26
TI.
     Processes: ShiftReg - Behavioral
                                                               27
     ISim Simulator
                                                                                                Dout <= MSBIN & Dout(3 DOWNTO 1); -- Adjusted this line
WHEN "01" =>
Dout <= Din;
WHEN "10" =>
№ Behavioral Check Sy...
T)
                    Simulate Behavioral ...
                                                               30
                                                               31
                                                               32
                                                                                                      TEMP <= MSBIN & TEMP(3 DOWNTO 1); -- Adjusted this line
                                                                                                Dout <= TEMP;
WHEN "11" =>
                                                               34
                                                                                                Dout <= Dout(2 DOWNTO 0) & LSBIN;
WHEN OTHERS =>
Dout <= "0000";
                                                               35
                                                               36
37
                                                                                         END CASE;
                                                               38
                                                                             END IF;
END PROCESS
                                                                      end Behavioral;
```

Output:



