
FIFO

Code:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity FI_FO is
  Port (
    DATA: in STD_LOGIC_VECTOR(7 downto 0);
    CLK: in STD_LOGIC;
    RST: in STD_LOGIC;
    EN : in STD_LOGIC;
    W: in STD_LOGIC;
    RED: out STD_LOGIC;
    DATAOUT: out STD_LOGIC_VECTOR(7 downto 0)
  );
end FI_FO;
architecture Behavioral of FI_FO is
  signal WPTR, RPTR: integer range 0 to 15 := 0;
  type FIFO is array (0 to 15) of STD_LOGIC_VECTOR(7 downto 0);
  signal MEM: FIFO;
begin
  process (CLK, RST)
  begin
    if RST = '1' then
      WPTR \leq 0;
      RPTR \le 0;
      RED <= '0';
```

```
elsif rising_edge(CLK) then
      if EN = '1' then
         if W = '1' then
           if WPTR < 15 then
             MEM(WPTR) \le DATA;
             WPTR \leftarrow= WPTR + 1;
           else
             RED <= '1';
           end if;
         else
           if RPTR < WPTR then
             RED <= '0';
             DATAOUT <= MEM(RPTR);
             RPTR \leq RPTR + 1;
           else
             RED <= '1';
             DATAOUT <= "00000000";
           end if;
         end if;
      end if;
    end if;
  end process;
end Behavioral;
```

RTL Schematic:



Output:

