




Agenda

- Overview of PM features in SA
 - Interaction between different IPs
- CM3 firmware
 - Use of auxiliary register for message passing
 - Notification mechanism
 - Data structures for IPC in different low power states
- Firmware loading procedure
 - Linux as an example
- Example Entering RTC mode




PM FW System Context...







PM FW System Decomposition...



IPC mechanism




Notification from host CPU to CM3







Notification from CM3 to host CPU



Sync scheme for host CPU and CM3



Debug-Trace-Vector of CM3



Note: To be finalized

Bit #	Meaning
0	Reset sequence started
1	Entering main loop
2	Waiting for MBX interrupt
3	Processing MBX interrupt
4	Waiting for trigger event from host
5	Parsing CMD_ID
7	Voltage scaling cmd received
8	Initiating transaction with PMIC
9	Received an ACK from PMIC
10	Received a NACK from PMIC
11	Clock domain transition started
12	Power domain transition started
13	Reserved
14	Reserved
15	Reserved
16-31	Mask for the current location of CM3 code in the trace bitfields. Eg: if CM3 is parsing CMD_ID, bit (5 +.16 == 21) will be set and the rest (16-20, 22-31) will be cleared.



CMD_STAT/ID field

CMD_STAT	Value	Description
PASS	0x1	In init phase this denotes that CM3 was initialized successfully. When other commands are to be executed, this indicates completion of command.
IN_PROGRESS	0x2	Early indication of command being carried out.
FAIL	0x3	In init phase 0x2 denotes CM3 could not initialize properly. When other tasks are to be done, this indicates some error in carrying out the task. Check trace vector for details
WAIT4OK	0x4	CM3 INTC will catch the next WFI of A8 and continue with the pre-defined sequence

CMD_ID	Value	Description
CMD_RTC	0x1	 Initiates force_sleep on interconnect clocks. Turns off MPU and PER power domains Programs the RTC alarm register for deasserting pmic_pwr_enable
CMD_RTC_FAST	0x2	Programs the RTC alarm register for deasserting pmic_pwr_enable
CMD_DS0	0x3	Initates force_sleep on interconnect clocks Turns off the MPU and PER power domains Configures the system for disabling MOSC when CM3 executes WFI
CMD_DS1	0x5	Initates force_sleep on interconnect clocks Turns off the MPU power domains Configures the system for disabling MOSC when CM3 executes WFI
CMD_DS2	0x7	Configures the system for disabling MOSC when CM3 executes WFI



CM3 data structures

```
struct deep sleep data {
                                                    /* MOSC to be kept on (1) or off (0) */
             u32 mosc state :1;
                                                     /* Count of how many OSC clocks needs to be seen \
             u32 deepsleep count :16;
                                                    before exiting deep sleep mode. Default = 0x6A75 */
                                                     /* If vdd mpu is to be lowered, vdd_mpu in mV */
             u32 vdd mpu val :15;
             u32 pd mpu state :2;
                                                    /* Powerstate of PD MPU */
             u32 pd mpu ram ret state :1;
                                                    /* State of Sabertooth RAM memory when power domain is in retention */
                                                    /* State of L1 memory when power domain is in retention */
             u32 pd mpu l1 ret state :1;
             u32 pd mpu 12 ret state :1;
                                                    /* State of L2 memory when power domain is in retention */
             u32 pd mpu ram on state :2;
                                                    /* State of Sabertooth RAM memory when power domain is ON */
                                                    /* Powerstate of PD PER */
             u32 pd per state :2;
             u32 pd per icss mem ret state :1;
                                                    /* State of ICSS memory when power domain is in retention */
                                                    /* State of other memories when power domain is in retention */
             u32 pd per mem ret state :1;
             u32 pd per ocmc ret state :1;
                                                    /* State of OCMC memory when power domain is in retention */
             u32 pd per icss mem on state :1;
                                                    /* State of ICSS memory when power domain is ON */
             u32 pd per mem on state :1;
                                                    /* State of other memories when power domain is ON */
             u32 pd per ocmc on state :1;
                                                    /* State of OCMC memory when power domain is ON */
             u32 wake sources :13;
                                                     /* Wake sources */
                                                    /* USB, I2C0, RTC Timer, RTC Alarm, \
                                                    Timer0, Timer1, UART0, GPI00 Wake0, \
                                                    GPI00 Wake1, MPU, WDT0, WDT1, \
                                                     ADTSC*/
             u32 reserved :4;
};
 struct rtc data {
              u32 rtc timeout val :4; /* Delay for RTC alarm timeout. Default = 2secs */
 };
```


STRUMENTS

DeepSleep0

```
struct deep sleep data ds0 data = {
              .mosc state = 0,
                                               /* MOSC off */
               .deepsleep count = 0,
                                               /* Default used */
                                               /* Don't care */
               .vdd mpu val = x,
               .pd mpu state = 1,
                                              /* Retention */
               .pd mpu ram ret state = 1,
                                               /* Retention */
               .pd mpu l1 ret state = 0,
                                              /* OFF */
              .pd mpu 12 ret state = 0,
                                               /* OFF */
              .pd mpu ram on state = x,
                                               /* Don't care */
                                                                       DeepSleep2
                                               /* Retention */
              .pd per state = 1,
              .pd per icss mem ret state = 0, /* OFF */
                                                                        struct deep sleep data ds2 data = {
              .pd per mem ret state = 0,
                                              /* OFF */
                                                                                                                      /* MOSC off */
                                                                                      .mosc state = 0,
              .pd per ocmc ret state = 1,
                                              /* Retention */
                                                                                      .deepsleep count = 0,
                                                                                                                      /* Default used */
               .pd per icss mem on state = x, /* Don't care */
                                                                                      .vdd mpu val = 0,
                                                                                                                      /* No scaling */
                                              /* Don't care */
              .pd per mem on state = x,
               .pd per ocmc on state = x,
                                              /* Don't care */
                                                                                                                      /* ON */
                                                                                      .pd mpu state = 2,
                                                                                      .pd_mpu_ram_ret_state = x,
                                                                                                                      /* Don't care */
              .wake sources = 0x7f,
                                              /* Any wake source */
                                                                                                                      /* Don't care */
                                                                                      .pd mpu l1 ret state = x,
}; /* PD MPU is OFF (retention), PD PER is OFF (retention) */
                                                                                      .pd_mpu_12_ret_state = x,
                                                                                                                      /* Don't care */
DeepSleep1
                                                                                      .pd mpu ram on state = 3,
                                                                                                                      /* ON */
struct deep sleep data ds1 data = {
                                                                                      .pd per state = 2,
                                                                                                                      /* ON */
                                              /* MOSC off */
              .mosc state = 0,
                                                                                      .pd per icss mem ret state = x, /* Don't care */
                                              /* Default used */
               .deepsleep count = 0,
                                                                                      .pd_per_mem_ret_state = x,
                                                                                                                    /* Don't care */
                                              /* Don't care */
              .vdd mpu val = x,
                                                                                                                      /* Don't care */
                                                                                      .pd per ocmc ret state = x,
                                                                                      .pd per icss mem on state = 3, /* ON */
              .pd mpu state = 1,
                                              /* Retention */
                                                                                                                      /* ON */
                                                                                      .pd_per_mem_on_state = 3,
              .pd_mpu_ram_ret_state = 1,
                                              /* Retention */
                                                                                                                      /* ON */
                                                                                      .pd per ocmc on state = 3,
              .pd mpu l1 ret state = 0,
                                              /* OFF */
                                              /* OFF */
              .pd mpu 12 ret state = 0,
                                                                                      .wake sources = 0x7f,
                                                                                                                      /* Any wake source */
              .pd mpu ram on state = x,
                                              /* Don't care */
                                                                        }; /* PD MPU is ON, PD PER is ON */
                                               /* ON */
              .pd per state = 2,
              .pd per icss mem ret state = x, /* Don't care */
                                              /* Don't care */
              .pd per mem ret state = x,
               .pd per ocmc ret state = x,
                                              /* Don't care */
              .pd per icss mem on state = 3, /* ON */
                                              /* ON */
              .pd_per_mem_on_state = 1,
              .pd per ocmc on state = 1,
                                               /* ON */
                                              /* Any wake source */
              .wake sources = 0x7f,
}; /* PD MPU is OFF (retention), PD PER is ON */
```



PM FW loading





Startup sequence

