
Processor Architecture

Overview and the Y86 ISA




4190.308 Computer Architecture, Spring 2016

Overview – The Y86 Processor

- A (much, much) simpler version of the X86 but powerful enough to face many of the challenges encountered by processor designers.
- Our approach of processor architecture design covers
 - the design of the Y86 ISA
 - the microarchitecture level
 - basic hardware blocks are given (ALUs, register files, memory)
 - implement control logic to make sure each instruction flows through properly
- Implementation-wise we look at
 - a sequential implementation of the Y86
 - a simple, but not very fast processor design
 - the concepts of pipelining
 - get more things running simultaneously
 - a pipelined implementation of the Y86
 - get an idea of what it takes to implement a pipelined processor


Recap – The Role of the ISA


- Assembly Language View
 - Processor state
 - Registers, memory, ...
 - Instructions
 - addl, pushl, ret, ...
 - How instructions are encoded as bytes
- Layer of Abstraction
 - Above: how to program machine
 - Processor executes instructions in a sequence
 - Below: what needs to be built
 - Use variety of tricks to make it run fast
 - ▶ E.g., execute multiple instructions simultaneously



Y86 Processor State

RF: Program
registers
%eax %esi
%ecx %edi
%edx %esp
%ebx %ebp





- Program Registers
 - Same 8 as with IA32. Each 32 bits
- Condition Codes
 - Single-bit flags set by arithmetic or logical instructions
 - ZF : Zero

SF : Negative

OF : Overflow


- Program Counter
 - Indicates address of next instruction
- Program Status
 - Indicates either normal operation or some error condition
- Memory
 - Byte-addressable storage array
 - Words stored in little-endian byte order

Y86 Instruction Set Overview

Byte	0	1	2	3	4	5
halt	0 (
nop	1 (
cmovXX rA, rB	2 f	n rA rE	3			
irmovl V, rB	3 (8 r E	8 V			
rmmovl rA, D(rB)	4 (rA rE	B D			
mrmovl D(rB), rA	5 (rA rE	B D			
OP1 rA, rB	6 f	n rA rE	3			
jxx Dest	7 f	n Dest				
call Dest	8 (Dest				
ret	9 (
pushl rA	A (rA 8				
popl rA	В	rA 8				

Y86 Instructions


- Format
 - 1–6 bytes of information read from memory
 - Can determine instruction length from first byte
 - Not as many instruction types, and simpler encoding than with IA32
 - Each accesses and modifies some part(s) of the program state






fn

Y86 Instruction Set – OPI



Y86 Instruction Set – jXX



Encoding Registers

Each register has a 4-bit ID


%eax	0
%ecx	1
%edx	2
%ebx	3

%esi	6
%edi	7
%esp	4
%ebp	5

- Same encoding as in IA32
- Register ID 15 (0xF) indicates "no register"
 - Will use this in our hardware design in multiple places


Instruction Example

Addition Instruction




- Add value in register rA to that in register rB
 - store result in register rB
 - note: Y86 only allows register operands
- Set condition codes based on result
- e.g., addl %eax, %esi Encoding: 60 06
- Two-byte encoding
 - First indicates instruction type
 - Second gives source and destination registers

Arithmetic and Logical Operations



- Refer to generically as "OP1"
- Encodings differ only by function code
- Set condition codes as side effect

Move Operations




- Like the IA32 mov1 instruction
- Simpler format for memory addresses
- Give different names to keep them distinct

Move Instruction Examples

IA32	Y86	Encoding
movl \$0xabcd, %edx	irmovl \$0xabcd, %edx	30 82 cd ab 00 00
movl %esp, %ebx	rrmovl %esp, %ebx	20 43
mov1 -12(%ebp),%ecx	mrmovl -12(%ebp),%ecx	50 15 f4 ff ff ff
movl %esi,0x41c(%esp)	rmmovl %esi,0x41c(%esp)	40 64 1c 04 00 00


movl \$0xabcd, (%eax)	_
movl %eax, 12(%eax,%edx)	_
movl (%ebp,%eax,4),%ecx	_

Conditional Move Instructions




- Refer to generically as "cmovXX"
- Encodings differ only by "function code"
- Based on values of condition codes
- Variants of rrmovl instruction
 - Conditionally copy value from source to destination register

Jump Instructions



- Refer to generically as "jxx"
- Encodings differ only by "function code"
- Based on values of condition codes
- Same as IA32 counterparts
- Encode full destination address
 - Unlike PC-relative addressing seen in IA32

Y86 Program Stack



- Region of memory holding program data
- Used in Y86 (and IA32) for supporting procedure calls
- Stack top indicated by %esp
 - Address of top stack element
- Stack grows toward lower addresses
 - push:
 - (1) decrement stack pointer
 - (2) store source to (%esp)
 - pop:
 - (1) load (%esp) into destination
 - (2) increment stack pointer

Stack Operations



- Decrement %esp by 4
- Store word from rA to memory at %esp
- Like IA32



- Read word from memory at %esp
- Save in rA
- Increment %esp by 4
- Like IA32

Subroutine Call and Return



- Push address of next instruction onto stack
- Start executing instructions at Dest
- Like IA32

ret 9 0

- Pop value from stack
- Use as address for next instruction
- Like IA32

Miscellaneous Instructions



Don't do anything



- Stop executing instructions
- IA32 has comparable instruction, but can't execute it in user mode
- We will use it to stop the simulator
- Encoding ensures that program hitting memory initialized to zero will halt

Status Conditions

Mnemonic	Code	
AOK	1	-

→ Normal operation

Mnemonic	Code
HLT	2

→ Halt instruction encountered

Mnemonic	Code
ADR	3

→ Bad address (instruction/data) encountered

Mnemonic	Code
INS	4


→ Invalid instruction encountered

- Desired Behavior
 - If AOK, keep going
 - Otherwise, stop program execution

Writing Y86 Code

- Try to Use C Compiler as Much as Possible
 - Write code in C
 - Compile for IA32 with gcc -S -O (or -O1)
 - Transliterate into Y86

- Coding Example
 - Find number of elements in null-terminated list



- First Try
 - Write typical array code
 - Compile with gcc –m32 –S –O1

```
/* Find number of elements in
   null-terminated list */
int len1(int a[])
{
  int len;
  for (len = 0; a[len]; len++)
   ;
  return len;
}
```

IA32 code

```
.L3:
   addl $1, %eax
   cmpl $0, (%edx, %eax, 4)
   jne .L3
```

- Problem
 - Hard to do array indexing on Y86
 - Since it doesn't support scaled addressing modes

- Second Try
 - Write with pointer code
 - Compile with gcc –m32 –S –O1

```
/* Find number of elements in
   null-terminated list */
int len2(int a[])
{
  int len = 0;
  while (*a++)
      len++;
  return len;
}
```

IA32 code

- Result
 - Indexed addressing not needed

however...

IA32 code from a recent gcc (4.8.5)

```
.L3:
    addl $1, %eax
    cmpl $0, (%edx,%eax,4)
    jne .L3
```

- same as len1
- conversion has to be done by hand

- IA32 Code
 - Setup

```
len2:
  pushl %ebp
  movl %esp, %ebp
  movl 8(%ebp), %edx
  movl $0, %ecx
  movl (%edx), %eax
  addl $4, %edx
  testl %eax, %eax
  je .L13
```

- Y86 Code
 - Setup

```
len2:
  pushl %ebp # Save %ebp
  rrmovl %esp, %ebp # New FP
  pushl %esi # Save %esi
  irmovl $4, %esi  # Constant 4
  pushl %edi # Save %edi
  irmovl $1, %edi  # Constant 1
  mrmovl 8(%ebp), %edx # Get a
  irmovl $0, %ecx # len = 0
  mrmovl (%edx), %eax # Get *a
  addl %esi, %edx # a++
  andl %eax, %eax # Test *a
  je Done # If zero, goto Done
```

- no immediate operands → use registers
 - no test instruction → use and1 (or modify architecture)

- IA32 Code
 - Loop

```
.L11:
   incl %ecx
   movl (%edx), %eax
   addl $4, %edx
   testl %eax, %eax
   jne .L11
```

- Y86 Code
 - Loop

```
Loop:

addl %edi, %ecx # len++

mrmovl (%edx), %eax # Get *a

addl %esi, %edx # a++

andl %eax, %eax # Test *a

jne Loop # If !0, goto Loop
```

- almost identical
- use registers holding constants wherever needed

- IA32 Code
 - Finish

```
.L13:

movl %ecx, %eax

leave

ret
```

- Y86 Code
 - Finish

```
Done:
    rrmovl %ecx, %eax # return len
    popl %edi # Restore %edi
    popl %esi # Restore %esi
    rrmovl %ebp, %esp # Restore SP
    popl %ebp # Restore FP
    ret
```

Reminder: leave = mov %ebp, %esp pop %ebp

Y86 Sample Program Structure #1

```
init:
                        # Initialization
   call Main
   halt
   .aliqn 4
                        # Program data
array:
Main:
                        # Main function
   call len2
len2:
                        # Length function
                        # Placement of stack
   .pos 0x100
Stack:
```

- Program starts at address 0
- Must set up stack
 - Where located
 - Pointer values
 - Make sure we don't overwrite code!
- Must initialize data

Y86 Program Structure #2

```
init:
   irmovl Stack, %esp # Set up SP
  irmovl Stack, %ebp # Set up FP
                     # Execute main
  call Main
                       # Terminate
  halt
 Array of 4 elements + terminating 0
   .aliqn 4
array:
   .long 0x000d
   .long 0x00c0
   .long 0x0b00
   .long 0xa000
   .long 0
```

- Program starts at address 0
- Must set up stack
- Must initialize data
- Can use symbolic names

Y86 Program Structure #3

```
Main:

pushl %ebp

rrmovl %esp,%ebp

irmovl array,%edx

pushl %edx  # Push array

call len2  # Call len2(array)

rrmovl %ebp,%esp

popl %ebp

ret
```

- Set up call to len2
 - Follow IA32 procedure conventions
 - Push array address as argument

Assembling a Y86 Program

```
devel $ yas len.ys
```

- Generates "object code" file len.yo
 - Looks like disassembler output

```
0 \times 0000:
                            .pos 0
0x000: 30f400010000 |
                         init:
                                  irmovl Stack, %esp # Set up stack pointer
0x006: 30f500010000 |
                           irmovl Stack, %ebp # Set up base pointer
0 \times 0.0 c: 8028000000
                          call Main
                                                   # Execute main program
0 \times 011: 00
                         halt
                                                      # Terminate program
                         # Array of 4 elements + terminating 0
0 \times 014:
                            .align 4
0 \times 014:
                         array:
0 \times 014 : 0 d 0 0 0 0 0 0
                            .long 0x000d
0x018: c0000000
                           .long 0x00c0
0x01c: 000b0000
                           .long 0x0b00
0x020: 00a00000
                            .long 0xa000
0 \times 024: 00000000
                            .long 0
```

Simulating a Y86 Program

devel \$ yis len.yo

- Instruction set simulator
 - Computes effect of each instruction on processor state
 - Prints changes in state from original

```
Stopped in 50 steps at PC = 0x11. Status 'HLT', CC Z=1 S=0 O=0
Changes to registers:
                                              0x00000004
%eax:
                             0 \times 000000000
                             0x0000000
                                              0 \times 000000004
%ecx:
%edx:
                             0 \times 00000000
                                              0x00000028
%esp:
                             0x0000000
                                              0x00000100
                             0 \times 000000000
                                              0x00000100
%ebp:
Changes to memory:
0x00ec:
                             0 \times 000000000
                                              0x000000f8
0x00f0:
                             0x00000000
                                              0x00000039
0 \times 0.0 \text{ f 4}:
                             0x00000000
                                              0 \times 00000014
0x00f8:
                             0x00000000
                                              0x00000100
0x00fc:
                             0x0000000
                                              0x0000011
```

Summary

- Y86 Instruction Set Architecture
 - Similar state and instructions as IA32
 - Simpler encodings
 - Somewhere between CISC and RISC
- How Important is ISA Design?
 - Less now than before
 - With enough hardware, can make almost anything go fast
 - Intel has evolved from IA32 to x86-64
 - Uses 64-bit words (including addresses)
 - Adopted some features found in RISC
 - More registers (16)
 - Less reliance on stack