
Задание 4.

- 4.1. После выполнения следующих команд какое значение будет в регистре ${ t r4}$?
- 00 E59F0008 LDR r0, =0xF185
- 04 E59F1008 LDR r1, =0x8AC4
- 08 E0014000 AND r4, r1, r0
- (A) 0x0000250B (B) 0x00008084 (C) 0x00000856
- (D) 0x00000006 (E) 0x00000008 (F) другое
- 4.2. После выполнения следующих команд какое значение будет в регистре r4?
- 00 E59F0008 LDR r0, =0x7A48
- 04 E59F1008 LDR r1, =0xA7A
- 08 E1914200 ORRS r4, r1, r0, LSL #4
- (A) 0x00000003 (B) 0x000AF647 (C) 0x000982DA
- (D) 0x00021A4C (E) 0x0007AEFA (F) другое
- 4.3. После выполнения следующих команд какое значение будет в регистре r2?
- 00 E3A02000 MOV r2, #0x0
- 04 E3A010BE LDR r1, =0xBE
- 08 E1B010A1 MOVS r1, r1, LSR #1
- Oc E2A22000 ADC r2, r2, #0
- 10 E1B010A1 MOVS r1, r1, LSR #1
- 14 E2A22000 ADC r2, r2, #0
- (A) 0x00000001 (B) 0x00000019 (C) 0x00000014
- (D) 0x00000007 (E) 0x00000005 (F) другое
- 4.4. После выполнения следующих команд какое значение будет в регистре r4?
- 00 E59F0008 LDR r0, =0x37D1
- 04 E59F1008 LDR r1, =0x56D4
- 08 E0214360 EOR r4, r1, r0, ROR #6
- (A) 0x28F8DC40 (B) 0x00000004 (C) 0x4400560B
- (D) 0x84CCB5C7 (E) 0x00000001 (F) другое



Endianness

For ease of reading machine code and integer data in the second column are displayed in big endian format, byte data and strings in little endian format.

ASCII Table

	0	1	2	3	4	5	6	7
0	NUL	DLE	SPACE	0	@	P	*	р
1	SOH	DC1	!	1	Α	Q	а	q
2	STX	DC2	"	2	В	R	b	r
3	ETX	DC3	#	3	С	S	С	s
4	EOT	DC4	\$	4	D	Т	d	t
5	ENQ	NAK	%	5	E	U	е	u
6	ACK	SYN	&	6	F	V	f	v
7	BEL	ETB	•	7	G	w	g	w
8	BS	CAN	(8	н	x	h	x
9	нт	EM)	9	- 1	Y	i	У
A	LF	SUB	*	:	J	Z	j	z
В	VT	ESC	+	;	K]	k	{
С	FF	FS	,	<	L	\	I	- 1
D	CR	GS	-	=	М]	m	}
E	SO	RS		>	N	٨	n	~
F	SI	US	/	?	0	_	0	DEL

Conditional Branch Instructions

Branch Instruction	Condition Code Flag Evaluation	Description		
B (or BAL)	don't care	unconditional (branch always)		
BEQ	\boldsymbol{z}	equal		
BNE	$ar{Z}$	not equal		
BCS / BHS	С	unsigned ≥		
BCC / BLO	$ar{c}$	unsigned <		
BMI	N	negative		
BPL	\overline{N}	positive or zero		
BVS	V	overflow		
BVC	$ar{v}$	no overflow		
BHI	$Car{Z}$	unsigned >		
BLS	$\bar{C} + Z$	unsigned ≤		
BGE	$NV + \overline{N}\overline{V}$	signed ≥		
BLT	$N\overline{V} + \overline{N}V$	signed <		
BGT	$\bar{Z}(NV+\bar{N}\bar{V})$	signed >		
BLE	$Z + N\overline{V} + \overline{N}V$	signed ≤		

Summary of LDR/STR Addressing Modes

Addressing mode	Syntax	W,B	H,SH,SB	Operation
Immediate Offset	[<rn>, #+/- <offset>]</offset></rn>		V	address ← Rn +/- offset
Register Offset	[<rn>, #+/- <rm>]</rm></rn>			address ← Rn +/- Rm
Scaled Register Offset	[<rn>, #+/- <rm>, <shift> #<count>]</count></shift></rm></rn>			address ← Rn +/- (Rm <shift> <count>)</count></shift>
Immediate Pre-indexed	[<rn>, #+/- <offset>]!</offset></rn>	√	V	Rn ← Rn +/- offset
				address ← Rn
Register Pre-indexed	[<rn>, #+/- <rm>]!</rm></rn>			Rn ← Rn +/- Rm
				address ← Rn
Scaled Register Pre-indexed	[<rn>, #+/- <rm>, <shift> #<count>]!</count></shift></rm></rn>			Rn ← Rn +/- (Rm <shift> <count>)</count></shift>
				address ← Rn
Immediate Post-indexed	[<rn>], #+/- <offset></offset></rn>			address ← Rn
				Rn ← Rn +/- offset
Register Post-indexed	[<rn>], #+/- <rm></rm></rn>			address ← Rn
				Rn ← Rn +/- Rm
Scaled Register Post-	[<rn>], #+/- <rm>, <shift> #<count></count></shift></rm></rn>			address ← Rn
indexed				$Rn \leftarrow Rn +/- (Rm < shift> < count>)$