x86 and amd64 instruction reference

(i) felixcloutier.com/x86/

THIS REFERENCE IS NOT PERFECT. It's been mechanically separated into distinct files by a dumb script. It may be enough to replace the official documentation on your weekend reverse engineering project, but for anything where money is at stake, go get the official and freely available documentation.

Mnemonic	Summary
AAA	ASCII Adjust After Addition
AAD	ASCII Adjust AX Before Division
<u>AAM</u>	ASCII Adjust AX After Multiply
AAS	ASCII Adjust AL After Subtraction
ADC	Add with Carry
<u>ADCX</u>	Unsigned Integer Addition of Two Operands with Carry Flag
ADD	Add
<u>ADDPD</u>	Add Packed Double-Precision Floating-Point Values
<u>ADDPS</u>	Add Packed Single-Precision Floating-Point Values
ADDSD	Add Scalar Double-Precision Floating-Point Values
<u>ADDSS</u>	Add Scalar Single-Precision Floating-Point Values
<u>ADDSUBPD</u>	Packed Double-FP Add/Subtract
<u>ADDSUBPS</u>	Packed Single-FP Add/Subtract
ADOX	Unsigned Integer Addition of Two Operands with Overflow Flag
AESDEC	Perform One Round of an AES Decryption Flow
AESDECLAST	Perform Last Round of an AES Decryption Flow
<u>AESENC</u>	Perform One Round of an AES Encryption Flow
AESENCLAST	Perform Last Round of an AES Encryption Flow

<u>AESIMC</u>	Perform the AES InvMixColumn Transformation
<u>AESKEYGENASSIST</u>	AES Round Key Generation Assist
AND	Logical AND
ANDN	Logical AND NOT
ANDNPD	Bitwise Logical AND NOT of Packed Double Precision Floating-Point Values
<u>ANDNPS</u>	Bitwise Logical AND NOT of Packed Single Precision Floating-Point Values
<u>ANDPD</u>	Bitwise Logical AND of Packed Double Precision Floating- Point Values
<u>ANDPS</u>	Bitwise Logical AND of Packed Single Precision Floating- Point Values
<u>ARPL</u>	Adjust RPL Field of Segment Selector
BEXTR	Bit Field Extract
BLENDPD	Blend Packed Double Precision Floating-Point Values
BLENDPS	Blend Packed Single Precision Floating-Point Values
<u>BLENDVPD</u>	Variable Blend Packed Double Precision Floating-Point Values
<u>BLENDVPS</u>	Variable Blend Packed Single Precision Floating-Point Values
BLSI	Extract Lowest Set Isolated Bit
<u>BLSMSK</u>	Get Mask Up to Lowest Set Bit
BLSR	Reset Lowest Set Bit
BNDCL	Check Lower Bound
BNDCN	Check Upper Bound
BNDCU	Check Upper Bound
BNDLDX	Load Extended Bounds Using Address Translation

<u>BNDMK</u>	Make Bounds
BNDMOV	Move Bounds
<u>BNDSTX</u>	Store Extended Bounds Using Address Translation
BOUND	Check Array Index Against Bounds
BSF	Bit Scan Forward
BSR	Bit Scan Reverse
<u>BSWAP</u>	Byte Swap
BT	Bit Test
BTC	Bit Test and Complement
BTR	Bit Test and Reset
<u>BTS</u>	Bit Test and Set
<u>BZHI</u>	Zero High Bits Starting with Specified Bit Position
CALL	Call Procedure
CBW	Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword
CDQ	Convert Word to Doubleword/Convert Doubleword to Quadword
CDQE	Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword
CLAC	Clear AC Flag in EFLAGS Register
CLC	Clear Carry Flag
CLD	Clear Direction Flag
CLDEMOTE	Cache Line Demote
CLFLUSH	Flush Cache Line
CLFLUSHOPT	Flush Cache Line Optimized
CLI	Clear Interrupt Flag

<u>CLTS</u>	Clear Task-Switched Flag in CR0
CLWB	Cache Line Write Back
CMC	Complement Carry Flag
CMOVcc	Conditional Move
CMP	Compare Two Operands
CMPPD	Compare Packed Double-Precision Floating-Point Values
<u>CMPPS</u>	Compare Packed Single-Precision Floating-Point Values
CMPS	Compare String Operands
<u>CMPSB</u>	Compare String Operands
CMPSD	Compare String Operands
CMPSD (1)	Compare Scalar Double-Precision Floating-Point Value
CMPSQ	Compare String Operands
<u>CMPSS</u>	Compare Scalar Single-Precision Floating-Point Value
CMPSW	Compare String Operands
CMPXCHG	Compare and Exchange
CMPXCHG16B	Compare and Exchange Bytes
CMPXCHG8B	Compare and Exchange Bytes
COMISD	Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS
COMISS	Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS
CPUID	CPU Identification
CQO	Convert Word to Doubleword/Convert Doubleword to Quadword
CRC32	Accumulate CRC32 Value
CVTDQ2PD	Convert Packed Doubleword Integers to Packed Double- Precision Floating-Point Values

<u>CVTDQ2PS</u>	Convert Packed Doubleword Integers to Packed Single- Precision Floating-Point Values
<u>CVTPD2DQ</u>	Convert Packed Double-Precision Floating-Point Values to Packed Doubleword Integers
<u>CVTPD2PI</u>	Convert Packed Double-Precision FP Values to Packed Dword Integers
<u>CVTPD2PS</u>	Convert Packed Double-Precision Floating-Point Values to Packed Single-Precision Floating-Point Values
<u>CVTPI2PD</u>	Convert Packed Dword Integers to Packed Double- Precision FP Values
<u>CVTPI2PS</u>	Convert Packed Dword Integers to Packed Single-Precision FP Values
CVTPS2DQ	Convert Packed Single-Precision Floating-Point Values to Packed Signed Doubleword Integer Values
<u>CVTPS2PD</u>	Convert Packed Single-Precision Floating-Point Values to Packed Double-Precision Floating-Point Values
<u>CVTPS2PI</u>	Convert Packed Single-Precision FP Values to Packed Dword Integers
<u>CVTSD2SI</u>	Convert Scalar Double-Precision Floating-Point Value to Doubleword Integer
<u>CVTSD2SS</u>	Convert Scalar Double-Precision Floating-Point Value to Scalar Single-Precision Floating-Point Value
<u>CVTSI2SD</u>	Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value
<u>CVTSI2SS</u>	Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value
CVTSS2SD	Convert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value
<u>CVTSS2SI</u>	Convert Scalar Single-Precision Floating-Point Value to Doubleword Integer

CVTTPD2DQ	Convert with Truncation Packed Double-Precision Floating- Point Values to Packed Doubleword Integers
CVTTPD2PI	Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers
CVTTPS2DQ	Convert with Truncation Packed Single-Precision Floating- Point Values to Packed Signed Doubleword Integer Values
CVTTPS2PI	Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers
CVTTSD2SI	Convert with Truncation Scalar Double-Precision Floating- Point Value to Signed Integer
CVTTSS2SI	Convert with Truncation Scalar Single-Precision Floating- Point Value to Integer
CWD	Convert Word to Doubleword/Convert Doubleword to Quadword
CWDE	Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword
DAA	Decimal Adjust AL after Addition
DAS	Decimal Adjust AL after Subtraction
DEC	Decrement by 1
DIV	Unsigned Divide
DIVPD	Divide Packed Double-Precision Floating-Point Values
DIVPS	Divide Packed Single-Precision Floating-Point Values
DIVSD	Divide Scalar Double-Precision Floating-Point Value
DIVSS	Divide Scalar Single-Precision Floating-Point Values
<u>DPPD</u>	Dot Product of Packed Double Precision Floating-Point Values
<u>DPPS</u>	Dot Product of Packed Single Precision Floating-Point Values
<u>EMMS</u>	Empty MMX Technology State

<u>ENTER</u>	Make Stack Frame for Procedure Parameters
<u>EXTRACTPS</u>	Extract Packed Floating-Point Values
F2XM1	Compute 2x–1
<u>FABS</u>	Absolute Value
<u>FADD</u>	Add
<u>FADDP</u>	Add
<u>FBLD</u>	Load Binary Coded Decimal
<u>FBSTP</u>	Store BCD Integer and Pop
<u>FCHS</u>	Change Sign
<u>FCLEX</u>	Clear Exceptions
<u>FCMOVcc</u>	Floating-Point Conditional Move
<u>FCOM</u>	Compare Floating Point Values
FCOMI	Compare Floating Point Values and Set EFLAGS
<u>FCOMIP</u>	Compare Floating Point Values and Set EFLAGS
<u>FCOMP</u>	Compare Floating Point Values
<u>FCOMPP</u>	Compare Floating Point Values
<u>FCOS</u>	Cosine
FDECSTP	Decrement Stack-Top Pointer
FDIV	Divide
<u>FDIVP</u>	Divide
<u>FDIVR</u>	Reverse Divide
<u>FDIVRP</u>	Reverse Divide
FFREE	Free Floating-Point Register
FIADD	Add
FICOM	Compare Integer

<u>FICOMP</u>	Compare Integer
<u>FIDIV</u>	Divide
<u>FIDIVR</u>	Reverse Divide
FILD	Load Integer
<u>FIMUL</u>	Multiply
<u>FINCSTP</u>	Increment Stack-Top Pointer
<u>FINIT</u>	Initialize Floating-Point Unit
FIST	Store Integer
<u>FISTP</u>	Store Integer
<u>FISTTP</u>	Store Integer with Truncation
FISUB	Subtract
FISUBR	Reverse Subtract
FLD	Load Floating Point Value
FLD1	Load Constant
FLDCW	Load x87 FPU Control Word
FLDENV	Load x87 FPU Environment
FLDL2E	Load Constant
FLDL2T	Load Constant
FLDLG2	Load Constant
FLDLN2	Load Constant
FLDPI	Load Constant
FLDZ	Load Constant
<u>FMUL</u>	Multiply
<u>FMULP</u>	Multiply
FNCLEX	Clear Exceptions

<u>FNINIT</u>	Initialize Floating-Point Unit
FNOP	No Operation
<u>FNSAVE</u>	Store x87 FPU State
<u>FNSTCW</u>	Store x87 FPU Control Word
<u>FNSTENV</u>	Store x87 FPU Environment
<u>FNSTSW</u>	Store x87 FPU Status Word
<u>FPATAN</u>	Partial Arctangent
<u>FPREM</u>	Partial Remainder
FPREM1	Partial Remainder
<u>FPTAN</u>	Partial Tangent
FRNDINT	Round to Integer
FRSTOR	Restore x87 FPU State
<u>FSAVE</u>	Store x87 FPU State
FSCALE	Scale
<u>FSIN</u>	Sine
<u>FSINCOS</u>	Sine and Cosine
FSQRT	Square Root
<u>FST</u>	Store Floating Point Value
<u>FSTCW</u>	Store x87 FPU Control Word
FSTENV	Store x87 FPU Environment
<u>FSTP</u>	Store Floating Point Value
<u>FSTSW</u>	Store x87 FPU Status Word
<u>FSUB</u>	Subtract
<u>FSUBP</u>	Subtract
<u>FSUBR</u>	Reverse Subtract

<u>FSUBRP</u>	Reverse Subtract
<u>FTST</u>	TEST
FUCOM	Unordered Compare Floating Point Values
<u>FUCOMI</u>	Compare Floating Point Values and Set EFLAGS
FUCOMIP	Compare Floating Point Values and Set EFLAGS
<u>FUCOMP</u>	Unordered Compare Floating Point Values
<u>FUCOMPP</u>	Unordered Compare Floating Point Values
<u>FWAIT</u>	Wait
<u>FXAM</u>	Examine Floating-Point
<u>FXCH</u>	Exchange Register Contents
<u>FXRSTOR</u>	Restore x87 FPU, MMX, XMM, and MXCSR State
<u>FXSAVE</u>	Save x87 FPU, MMX Technology, and SSE State
<u>FXTRACT</u>	Extract Exponent and Significand
FYL2X	Compute y * log2x
FYL2XP1	Compute $y * log2(x + 1)$
GF2P8AFFINEINVQB	Galois Field Affine Transformation Inverse
GF2P8AFFINEQB	Galois Field Affine Transformation
GF2P8MULB	Galois Field Multiply Bytes
<u>HADDPD</u>	Packed Double-FP Horizontal Add
<u>HADDPS</u>	Packed Single-FP Horizontal Add
HLT	Halt
<u>HSUBPD</u>	Packed Double-FP Horizontal Subtract
<u>HSUBPS</u>	Packed Single-FP Horizontal Subtract
IDIV	Signed Divide
<u>IMUL</u>	Signed Multiply

<u>IN</u>	Input from Port
INC	Increment by 1
<u>INS</u>	Input from Port to String
<u>INSB</u>	Input from Port to String
INSD	Input from Port to String
<u>INSERTPS</u>	Insert Scalar Single-Precision Floating-Point Value
INSW	Input from Port to String
INT n	Call to Interrupt Procedure
INT1	Call to Interrupt Procedure
INT3	Call to Interrupt Procedure
INTO	Call to Interrupt Procedure
INVD	Invalidate Internal Caches
<u>INVLPG</u>	Invalidate TLB Entries
INVPCID	Invalidate Process-Context Identifier
IRET	Interrupt Return
<u>IRETD</u>	Interrupt Return
<u>JMP</u>	Jump
<u>Jcc</u>	Jump if Condition Is Met
<u>KADDB</u>	ADD Two Masks
KADDD	ADD Two Masks
KADDQ	ADD Two Masks
KADDW	ADD Two Masks
<u>KANDB</u>	Bitwise Logical AND Masks
KANDD	Bitwise Logical AND Masks
KANDNB	Bitwise Logical AND NOT Masks

<u>KANDND</u>	Bitwise Logical AND NOT Masks
KANDNQ	Bitwise Logical AND NOT Masks
KANDNW	Bitwise Logical AND NOT Masks
KANDQ	Bitwise Logical AND Masks
KANDW	Bitwise Logical AND Masks
<u>KMOVB</u>	Move from and to Mask Registers
KMOVD	Move from and to Mask Registers
KMOVQ	Move from and to Mask Registers
<u>KMOVW</u>	Move from and to Mask Registers
<u>KNOTB</u>	NOT Mask Register
<u>KNOTD</u>	NOT Mask Register
KNOTQ	NOT Mask Register
KNOTW	NOT Mask Register
<u>KORB</u>	Bitwise Logical OR Masks
KORD	Bitwise Logical OR Masks
KORQ	Bitwise Logical OR Masks
<u>KORTESTB</u>	OR Masks And Set Flags
KORTESTD	OR Masks And Set Flags
KORTESTQ	OR Masks And Set Flags
KORTESTW	OR Masks And Set Flags
KORW	Bitwise Logical OR Masks
<u>KSHIFTLB</u>	Shift Left Mask Registers
KSHIFTLD	Shift Left Mask Registers
KSHIFTLQ	Shift Left Mask Registers
KSHIFTLW	Shift Left Mask Registers

<u>KSHIFTRB</u>	Shift Right Mask Registers
<u>KSHIFTRD</u>	Shift Right Mask Registers
KSHIFTRQ	Shift Right Mask Registers
<u>KSHIFTRW</u>	Shift Right Mask Registers
<u>KTESTB</u>	Packed Bit Test Masks and Set Flags
<u>KTESTD</u>	Packed Bit Test Masks and Set Flags
KTESTQ	Packed Bit Test Masks and Set Flags
KTESTW	Packed Bit Test Masks and Set Flags
<u>KUNPCKBW</u>	Unpack for Mask Registers
KUNPCKDQ	Unpack for Mask Registers
<u>KUNPCKWD</u>	Unpack for Mask Registers
<u>KXNORB</u>	Bitwise Logical XNOR Masks
KXNORD	Bitwise Logical XNOR Masks
KXNORQ	Bitwise Logical XNOR Masks
KXNORW	Bitwise Logical XNOR Masks
<u>KXORB</u>	Bitwise Logical XOR Masks
KXORD	Bitwise Logical XOR Masks
KXORQ	Bitwise Logical XOR Masks
KXORW	Bitwise Logical XOR Masks
LAHE	Load Status Flags into AH Register
LAR	Load Access Rights Byte
LDDQU	Load Unaligned Integer 128 Bits
<u>LDMXCSR</u>	Load MXCSR Register
<u>LDS</u>	Load Far Pointer
<u>LEA</u>	Load Effective Address

<u>LEAVE</u>	High Level Procedure Exit
LES	Load Far Pointer
<u>LFENCE</u>	Load Fence
<u>LFS</u>	Load Far Pointer
<u>LGDT</u>	Load Global/Interrupt Descriptor Table Register
<u>LGS</u>	Load Far Pointer
LIDT	Load Global/Interrupt Descriptor Table Register
LLDT	Load Local Descriptor Table Register
<u>LMSW</u>	Load Machine Status Word
<u>LOCK</u>	Assert LOCK# Signal Prefix
LODS	Load String
LODSB	Load String
LODSD	Load String
LODSQ	Load String
LODSW	Load String
LOOP	Loop According to ECX Counter
LOOPcc	Loop According to ECX Counter
LSL	Load Segment Limit
<u>LSS</u>	Load Far Pointer
LTR	Load Task Register
LZCNT	Count the Number of Leading Zero Bits
MASKMOVDQU	Store Selected Bytes of Double Quadword
MASKMOVQ	Store Selected Bytes of Quadword
<u>MAXPD</u>	Maximum of Packed Double-Precision Floating-Point Values

MAXPS	Maximum of Packed Single-Precision Floating-Point Values
MAXSD	Return Maximum Scalar Double-Precision Floating-Point Value
<u>MAXSS</u>	Return Maximum Scalar Single-Precision Floating-Point Value
<u>MFENCE</u>	Memory Fence
MINPD	Minimum of Packed Double-Precision Floating-Point Values
<u>MINPS</u>	Minimum of Packed Single-Precision Floating-Point Values
MINSD	Return Minimum Scalar Double-Precision Floating-Point Value
<u>MINSS</u>	Return Minimum Scalar Single-Precision Floating-Point Value
MONITOR	Set Up Monitor Address
MOV	Move
<u>MOV</u> (1)	Move to/from Control Registers
<u>MOV</u> (2)	Move to/from Debug Registers
MOVAPD	Move Aligned Packed Double-Precision Floating-Point Values
MOVAPS	Move Aligned Packed Single-Precision Floating-Point Values
<u>MOVBE</u>	Move Data After Swapping Bytes
MOVD	Move Doubleword/Move Quadword
MOVDDUP	Replicate Double FP Values
MOVDIR64B	Move 64 Bytes as Direct Store
<u>MOVDIRI</u>	Move Doubleword as Direct Store
MOVDQ2Q	Move Quadword from XMM to MMX Technology Register
<u>MOVDQA</u>	Move Aligned Packed Integer Values
MOVDQU	Move Unaligned Packed Integer Values

<u>MOVHLPS</u>	Move Packed Single-Precision Floating-Point Values High to Low
MOVHPD	Move High Packed Double-Precision Floating-Point Value
<u>MOVHPS</u>	Move High Packed Single-Precision Floating-Point Values
<u>MOVLHPS</u>	Move Packed Single-Precision Floating-Point Values Low to High
MOVLPD	Move Low Packed Double-Precision Floating-Point Value
MOVLPS	Move Low Packed Single-Precision Floating-Point Values
MOVMSKPD	Extract Packed Double-Precision Floating-Point Sign Mask
<u>MOVMSKPS</u>	Extract Packed Single-Precision Floating-Point Sign Mask
MOVNTDQ	Store Packed Integers Using Non-Temporal Hint
<u>MOVNTDQA</u>	Load Double Quadword Non-Temporal Aligned Hint
<u>MOVNTI</u>	Store Doubleword Using Non-Temporal Hint
MOVNTPD	Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint
<u>MOVNTPS</u>	Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint
MOVNTQ	Store of Quadword Using Non-Temporal Hint
MOVQ	Move Doubleword/Move Quadword
MOVQ (1)	Move Quadword
MOVQ2DQ	Move Quadword from MMX Technology to XMM Register
MOVS	Move Data from String to String
MOVSB	Move Data from String to String
MOVSD	Move Data from String to String
MOVSD (1)	Move or Merge Scalar Double-Precision Floating-Point Value
MOVSHDUP	Replicate Single FP Values

MOVSLDUP	Replicate Single FP Values
MOVSQ	Move Data from String to String
<u>MOVSS</u>	Move or Merge Scalar Single-Precision Floating-Point Value
MOVSW	Move Data from String to String
MOVSX	Move with Sign-Extension
MOVSXD	Move with Sign-Extension
MOVUPD	Move Unaligned Packed Double-Precision Floating-Point Values
MOVUPS	Move Unaligned Packed Single-Precision Floating-Point Values
MOVZX	Move with Zero-Extend
MPSADBW	Compute Multiple Packed Sums of Absolute Difference
MUL	Unsigned Multiply
MULPD	Multiply Packed Double-Precision Floating-Point Values
<u>MULPS</u>	Multiply Packed Single-Precision Floating-Point Values
MULSD	Multiply Scalar Double-Precision Floating-Point Value
<u>MULSS</u>	Multiply Scalar Single-Precision Floating-Point Values
MULX	Unsigned Multiply Without Affecting Flags
<u>MWAIT</u>	Monitor Wait
<u>NEG</u>	Two's Complement Negation
NOP	No Operation
NOT	One's Complement Negation
OR	Logical Inclusive OR
<u>ORPD</u>	Bitwise Logical OR of Packed Double Precision Floating- Point Values
<u>ORPS</u>	Bitwise Logical OR of Packed Single Precision Floating-Point Values

OUT	Output to Port
<u>OUTS</u>	Output String to Port
<u>OUTSB</u>	Output String to Port
<u>OUTSD</u>	Output String to Port
<u>OUTSW</u>	Output String to Port
<u>PABSB</u>	Packed Absolute Value
<u>PABSD</u>	Packed Absolute Value
PABSQ	Packed Absolute Value
PABSW	Packed Absolute Value
PACKSSDW	Pack with Signed Saturation
<u>PACKSSWB</u>	Pack with Signed Saturation
<u>PACKUSDW</u>	Pack with Unsigned Saturation
<u>PACKUSWB</u>	Pack with Unsigned Saturation
<u>PADDB</u>	Add Packed Integers
PADDD	Add Packed Integers
PADDQ	Add Packed Integers
<u>PADDSB</u>	Add Packed Signed Integers with Signed Saturation
PADDSW	Add Packed Signed Integers with Signed Saturation
<u>PADDUSB</u>	Add Packed Unsigned Integers with Unsigned Saturation
<u>PADDUSW</u>	Add Packed Unsigned Integers with Unsigned Saturation
PADDW	Add Packed Integers
PALIGNR	Packed Align Right
PAND	Logical AND

<u>PANDN</u>	Logical AND NOT
<u>PAUSE</u>	Spin Loop Hint
<u>PAVGB</u>	Average Packed Integers
<u>PAVGW</u>	Average Packed Integers
<u>PBLENDVB</u>	Variable Blend Packed Bytes
<u>PBLENDW</u>	Blend Packed Words
<u>PCLMULQDQ</u>	Carry-Less Multiplication Quadword
<u>PCMPEQB</u>	Compare Packed Data for Equal
<u>PCMPEQD</u>	Compare Packed Data for Equal
<u>PCMPEQQ</u>	Compare Packed Qword Data for Equal
<u>PCMPEQW</u>	Compare Packed Data for Equal
<u>PCMPESTRI</u>	Packed Compare Explicit Length Strings, Return Index
<u>PCMPESTRM</u>	Packed Compare Explicit Length Strings, Return Mask
<u>PCMPGTB</u>	Compare Packed Signed Integers for Greater Than
<u>PCMPGTD</u>	Compare Packed Signed Integers for Greater Than
<u>PCMPGTQ</u>	Compare Packed Data for Greater Than
<u>PCMPGTW</u>	Compare Packed Signed Integers for Greater Than
<u>PCMPISTRI</u>	Packed Compare Implicit Length Strings, Return Index
<u>PCMPISTRM</u>	Packed Compare Implicit Length Strings, Return Mask
PDEP	Parallel Bits Deposit
PEXT	Parallel Bits Extract
<u>PEXTRB</u>	Extract Byte/Dword/Qword
<u>PEXTRD</u>	Extract Byte/Dword/Qword
PEXTRQ	Extract Byte/Dword/Qword
<u>PEXTRW</u>	Extract Word

<u>PHADDD</u>	Packed Horizontal Add
<u>PHADDSW</u>	Packed Horizontal Add and Saturate
<u>PHADDW</u>	Packed Horizontal Add
PHMINPOSUW	Packed Horizontal Word Minimum
PHSUBD	Packed Horizontal Subtract
<u>PHSUBSW</u>	Packed Horizontal Subtract and Saturate
<u>PHSUBW</u>	Packed Horizontal Subtract
<u>PINSRB</u>	Insert Byte/Dword/Qword
PINSRD	Insert Byte/Dword/Qword
PINSRQ	Insert Byte/Dword/Qword
<u>PINSRW</u>	Insert Word
<u>PMADDUBSW</u>	Multiply and Add Packed Signed and Unsigned Bytes
<u>PMADDWD</u>	Multiply and Add Packed Integers
<u>PMAXSB</u>	Maximum of Packed Signed Integers
<u>PMAXSD</u>	Maximum of Packed Signed Integers
PMAXSQ	Maximum of Packed Signed Integers
<u>PMAXSW</u>	Maximum of Packed Signed Integers
<u>PMAXUB</u>	Maximum of Packed Unsigned Integers
<u>PMAXUD</u>	Maximum of Packed Unsigned Integers
PMAXUQ	Maximum of Packed Unsigned Integers
<u>PMAXUW</u>	Maximum of Packed Unsigned Integers
<u>PMINSB</u>	Minimum of Packed Signed Integers
<u>PMINSD</u>	Minimum of Packed Signed Integers
PMINSQ	Minimum of Packed Signed Integers
<u>PMINSW</u>	Minimum of Packed Signed Integers

<u>PMINUB</u>	Minimum of Packed Unsigned Integers
<u>PMINUD</u>	Minimum of Packed Unsigned Integers
PMINUQ	Minimum of Packed Unsigned Integers
<u>PMINUW</u>	Minimum of Packed Unsigned Integers
<u>PMOVMSKB</u>	Move Byte Mask
<u>PMOVSX</u>	Packed Move with Sign Extend
<u>PMOVZX</u>	Packed Move with Zero Extend
PMULDQ	Multiply Packed Doubleword Integers
<u>PMULHRSW</u>	Packed Multiply High with Round and Scale
<u>PMULHUW</u>	Multiply Packed Unsigned Integers and Store High Result
<u>PMULHW</u>	Multiply Packed Signed Integers and Store High Result
<u>PMULLD</u>	Multiply Packed Integers and Store Low Result
PMULLQ	Multiply Packed Integers and Store Low Result
<u>PMULLW</u>	Multiply Packed Signed Integers and Store Low Result
<u>PMULUDQ</u>	Multiply Packed Unsigned Doubleword Integers
POP	Pop a Value from the Stack
<u>POPA</u>	Pop All General-Purpose Registers
POPAD	Pop All General-Purpose Registers
<u>POPCNT</u>	Return the Count of Number of Bits Set to 1
POPF	Pop Stack into EFLAGS Register
<u>POPFD</u>	Pop Stack into EFLAGS Register
POPFQ	Pop Stack into EFLAGS Register
POR	Bitwise Logical OR
PREFETCHW	Prefetch Data into Caches in Anticipation of a Write
PREFETCHh	Prefetch Data Into Caches

<u>PSADBW</u>	Compute Sum of Absolute Differences
<u>PSHUFB</u>	Packed Shuffle Bytes
<u>PSHUFD</u>	Shuffle Packed Doublewords
<u>PSHUFHW</u>	Shuffle Packed High Words
<u>PSHUFLW</u>	Shuffle Packed Low Words
<u>PSHUFW</u>	Shuffle Packed Words
<u>PSIGNB</u>	Packed SIGN
<u>PSIGND</u>	Packed SIGN
<u>PSIGNW</u>	Packed SIGN
PSLLD	Shift Packed Data Left Logical
PSLLDQ	Shift Double Quadword Left Logical
PSLLQ	Shift Packed Data Left Logical
<u>PSLLW</u>	Shift Packed Data Left Logical
<u>PSRAD</u>	Shift Packed Data Right Arithmetic
PSRAQ	Shift Packed Data Right Arithmetic
<u>PSRAW</u>	Shift Packed Data Right Arithmetic
<u>PSRLD</u>	Shift Packed Data Right Logical
PSRLDQ	Shift Double Quadword Right Logical
PSRLQ	Shift Packed Data Right Logical
<u>PSRLW</u>	Shift Packed Data Right Logical
<u>PSUBB</u>	Subtract Packed Integers
<u>PSUBD</u>	Subtract Packed Integers
<u>PSUBQ</u>	Subtract Packed Quadword Integers
<u>PSUBSB</u>	Subtract Packed Signed Integers with Signed Saturation
<u>PSUBSW</u>	Subtract Packed Signed Integers with Signed Saturation

<u>PSUBUSB</u>	Subtract Packed Unsigned Integers with Unsigned Saturation
<u>PSUBUSW</u>	Subtract Packed Unsigned Integers with Unsigned Saturation
<u>PSUBW</u>	Subtract Packed Integers
PTEST	Logical Compare
<u>PTWRITE</u>	Write Data to a Processor Trace Packet
<u>PUNPCKHBW</u>	Unpack High Data
PUNPCKHDQ	Unpack High Data
PUNPCKHQDQ	Unpack High Data
PUNPCKHWD	Unpack High Data
PUNPCKLBW	Unpack Low Data
PUNPCKLDQ	Unpack Low Data
PUNPCKLQDQ	Unpack Low Data
PUNPCKLWD	Unpack Low Data
PUSH	Push Word, Doubleword or Quadword Onto the Stack
<u>PUSHA</u>	Push All General-Purpose Registers
PUSHAD	Push All General-Purpose Registers
PUSHF	Push EFLAGS Register onto the Stack
<u>PUSHFD</u>	Push EFLAGS Register onto the Stack
PUSHFQ	Push EFLAGS Register onto the Stack
<u>PXOR</u>	Logical Exclusive OR
RCL	Rotate
<u>RCPPS</u>	Compute Reciprocals of Packed Single-Precision Floating- Point Values
RCPSS	Compute Reciprocal of Scalar Single-Precision Floating- Point Values

RCR	Rotate
<u>RDFSBASE</u>	Read FS/GS Segment Base
<u>RDGSBASE</u>	Read FS/GS Segment Base
RDMSR	Read from Model Specific Register
<u>RDPID</u>	Read Processor ID
<u>RDPKRU</u>	Read Protection Key Rights for User Pages
RDPMC	Read Performance-Monitoring Counters
RDRAND	Read Random Number
RDSEED	Read Random SEED
<u>RDTSC</u>	Read Time-Stamp Counter
<u>RDTSCP</u>	Read Time-Stamp Counter and Processor ID
REP	Repeat String Operation Prefix
REPE	Repeat String Operation Prefix
REPNE	Repeat String Operation Prefix
<u>REPNZ</u>	Repeat String Operation Prefix
<u>REPZ</u>	Repeat String Operation Prefix
RET	Return from Procedure
ROL	Rotate
ROR	Rotate
RORX	Rotate Right Logical Without Affecting Flags
ROUNDPD	Round Packed Double Precision Floating-Point Values
ROUNDPS	Round Packed Single Precision Floating-Point Values
ROUNDSD	Round Scalar Double Precision Floating-Point Values

ROUNDSS	Round Scalar Single Precision Floating-Point Values
RSM	Resume from System Management Mode
<u>RSQRTPS</u>	Compute Reciprocals of Square Roots of Packed Single- Precision Floating-Point Values
<u>RSQRTSS</u>	Compute Reciprocal of Square Root of Scalar Single- Precision Floating-Point Value
SAHF	Store AH into Flags
SAL	Shift
SAR	Shift
SARX	Shift Without Affecting Flags
<u>SBB</u>	Integer Subtraction with Borrow
<u>SCAS</u>	Scan String
<u>SCASB</u>	Scan String
SCASD	Scan String
<u>SCASW</u>	Scan String
<u>SETcc</u>	Set Byte on Condition
<u>SFENCE</u>	Store Fence
SGDT	Store Global Descriptor Table Register
SHA1MSG1	Perform an Intermediate Calculation for the Next Four SHA1 Message Dwords
SHA1MSG2	Perform a Final Calculation for the Next Four SHA1 Message Dwords
SHA1NEXTE	Calculate SHA1 State Variable E after Four Rounds
SHA1RNDS4	Perform Four Rounds of SHA1 Operation
SHA256MSG1	Perform an Intermediate Calculation for the Next Four SHA256 Message Dwords

SHA256MSG2	Perform a Final Calculation for the Next Four SHA256 Message Dwords
SHA256RNDS2	Perform Two Rounds of SHA256 Operation
SHL	Shift
SHLD	Double Precision Shift Left
SHLX	Shift Without Affecting Flags
SHR	Shift
SHRD	Double Precision Shift Right
<u>SHRX</u>	Shift Without Affecting Flags
<u>SHUFPD</u>	Packed Interleave Shuffle of Pairs of Double-Precision Floating-Point Values
<u>SHUFPS</u>	Packed Interleave Shuffle of Quadruplets of Single- Precision Floating-Point Values
SIDT	Store Interrupt Descriptor Table Register
SLDT	Store Local Descriptor Table Register
<u>SMSW</u>	Store Machine Status Word
<u>SQRTPD</u>	Square Root of Double-Precision Floating-Point Values
<u>SQRTPS</u>	Square Root of Single-Precision Floating-Point Values
<u>SQRTSD</u>	Compute Square Root of Scalar Double-Precision Floating- Point Value
<u>SQRTSS</u>	Compute Square Root of Scalar Single-Precision Value
STAC	Set AC Flag in EFLAGS Register
STC	Set Carry Flag
STD	Set Direction Flag
<u>STI</u>	Set Interrupt Flag
<u>STMXCSR</u>	Store MXCSR Register State
<u>STOS</u>	Store String

<u>STOSB</u>	Store String
STOSD	Store String
STOSQ	Store String
<u>STOSW</u>	Store String
STR	Store Task Register
SUB	Subtract
SUBPD	Subtract Packed Double-Precision Floating-Point Values
<u>SUBPS</u>	Subtract Packed Single-Precision Floating-Point Values
SUBSD	Subtract Scalar Double-Precision Floating-Point Value
<u>SUBSS</u>	Subtract Scalar Single-Precision Floating-Point Value
<u>SWAPGS</u>	Swap GS Base Register
SYSCALL	Fast System Call
<u>SYSENTER</u>	Fast System Call
SYSEXIT	Fast Return from Fast System Call
SYSEXIT SYSRET	Fast Return from Fast System Call Return From Fast System Call
	<u> </u>
SYSRET	Return From Fast System Call
SYSRET TEST	Return From Fast System Call Logical Compare
SYSRET TEST TPAUSE	Return From Fast System Call Logical Compare Timed PAUSE
SYSRET TEST TPAUSE TZCNT	Return From Fast System Call Logical Compare Timed PAUSE Count the Number of Trailing Zero Bits Unordered Compare Scalar Double-Precision Floating-
SYSRET TEST TPAUSE TZCNT UCOMISD	Return From Fast System Call Logical Compare Timed PAUSE Count the Number of Trailing Zero Bits Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS Unordered Compare Scalar Single-Precision Floating-Point
SYSRET TEST TPAUSE TZCNT UCOMISD UCOMISS	Return From Fast System Call Logical Compare Timed PAUSE Count the Number of Trailing Zero Bits Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS
SYSRET TEST TPAUSE TZCNT UCOMISD UCOMISS	Return From Fast System Call Logical Compare Timed PAUSE Count the Number of Trailing Zero Bits Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS Undefined Instruction

<u>UNPCKHPD</u>	Unpack and Interleave High Packed Double-Precision Floating-Point Values
<u>UNPCKHPS</u>	Unpack and Interleave High Packed Single-Precision Floating-Point Values
UNPCKLPD	Unpack and Interleave Low Packed Double-Precision Floating-Point Values
<u>UNPCKLPS</u>	Unpack and Interleave Low Packed Single-Precision Floating-Point Values
VALIGND	Align Doubleword/Quadword Vectors
VALIGNQ	Align Doubleword/Quadword Vectors
VBLENDMPD	Blend Float64/Float32 Vectors Using an OpMask Control
<u>VBLENDMPS</u>	Blend Float64/Float32 Vectors Using an OpMask Control
<u>VBROADCAST</u>	Load with Broadcast Floating-Point Data
VCOMPRESSPD	Store Sparse Packed Double-Precision Floating-Point Values into Dense Memory
<u>VCOMPRESSPS</u>	Store Sparse Packed Single-Precision Floating-Point Values into Dense Memory
VCVTPD2QQ	Convert Packed Double-Precision Floating-Point Values to Packed Quadword Integers
VCVTPD2UDQ	Convert Packed Double-Precision Floating-Point Values to Packed Unsigned Doubleword Integers
VCVTPD2UQQ	Convert Packed Double-Precision Floating-Point Values to Packed Unsigned Quadword Integers
<u>VCVTPH2PS</u>	Convert 16-bit FP values to Single-Precision FP values
VCVTPS2PH	Convert Single-Precision FP value to 16-bit FP value
VCVTPS2QQ	Convert Packed Single Precision Floating-Point Values to Packed Singed Quadword Integer Values
VCVTPS2UDQ	Convert Packed Single-Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values

VCVTPS2UQQ	Convert Packed Single Precision Floating-Point Values to Packed Unsigned Quadword Integer Values
VCVTQQ2PD	Convert Packed Quadword Integers to Packed Double- Precision Floating-Point Values
VCVTQQ2PS	Convert Packed Quadword Integers to Packed Single- Precision Floating-Point Values
VCVTSD2USI	Convert Scalar Double-Precision Floating-Point Value to Unsigned Doubleword Integer
VCVTSS2USI	Convert Scalar Single-Precision Floating-Point Value to Unsigned Doubleword Integer
VCVTTPD2QQ	Convert with Truncation Packed Double-Precision Floating- Point Values to Packed Quadword Integers
VCVTTPD2UDQ	Convert with Truncation Packed Double-Precision Floating- Point Values to Packed Unsigned Doubleword Integers
VCVTTPD2UQQ	Convert with Truncation Packed Double-Precision Floating- Point Values to Packed Unsigned Quadword Integers
VCVTTPS2QQ	Convert with Truncation Packed Single Precision Floating- Point Values to Packed Singed Quadword Integer Values
VCVTTPS2UDQ	Convert with Truncation Packed Single-Precision Floating- Point Values to Packed Unsigned Doubleword Integer Values
VCVTTPS2UQQ	Convert with Truncation Packed Single Precision Floating- Point Values to Packed Unsigned Quadword Integer Values
VCVTTSD2USI	Convert with Truncation Scalar Double-Precision Floating- Point Value to Unsigned Integer
VCVTTSS2USI	Convert with Truncation Scalar Single-Precision Floating- Point Value to Unsigned Integer
VCVTUDQ2PD	Convert Packed Unsigned Doubleword Integers to Packed Double-Precision Floating-Point Values
VCVTUDQ2PS	Convert Packed Unsigned Doubleword Integers to Packed Single-Precision Floating-Point Values

VCVTUQQ2PD	Convert Packed Unsigned Quadword Integers to Packed Double-Precision Floating-Point Values
VCVTUQQ2PS	Convert Packed Unsigned Quadword Integers to Packed Single-Precision Floating-Point Values
VCVTUSI2SD	Convert Unsigned Integer to Scalar Double-Precision Floating-Point Value
VCVTUSI2SS	Convert Unsigned Integer to Scalar Single-Precision Floating-Point Value
<u>VDBPSADBW</u>	Double Block Packed Sum-Absolute-Differences (SAD) on Unsigned Bytes
VERR	Verify a Segment for Reading or Writing
<u>VERW</u>	Verify a Segment for Reading or Writing
<u>VEXPANDPD</u>	Load Sparse Packed Double-Precision Floating-Point Values from Dense Memory
<u>VEXPANDPS</u>	Load Sparse Packed Single-Precision Floating-Point Values from Dense Memory
VEXTRACTF128	Extra ct Packed Floating-Point Values
VEXTRACTF32x4	Extra ct Packed Floating-Point Values
VEXTRACTF32x8	Extra ct Packed Floating-Point Values
VEXTRACTF64x2	Extra ct Packed Floating-Point Values
VEXTRACTF64x4	Extra ct Packed Floating-Point Values
VEXTRACTI128	Extract packed Integer Values
VEXTRACTI32x4	Extract packed Integer Values
VEXTRACTI32x8	Extract packed Integer Values
VEXTRACTI64x2	Extract packed Integer Values
VEXTRACTI64x4	Extract packed Integer Values
<u>VFIXUPIMMPD</u>	Fix Up Special Packed Float64 Values
<u>VFIXUPIMMPS</u>	Fix Up Special Packed Float32 Values

<u>VFIXUPIMMSD</u>	Fix Up Special Scalar Float64 Value
<u>VFIXUPIMMSS</u>	Fix Up Special Scalar Float32 Value
VFMADD132PD	Fused Multiply-Add of Packed Double- Precision Floating- Point Values
VFMADD132PS	Fused Multiply-Add of Packed Single- Precision Floating- Point Values
VFMADD132SD	Fused Multiply-Add of Scalar Double- Precision Floating- Point Values
VFMADD132SS	Fused Multiply-Add of Scalar Single-Precision Floating-Point Values
VFMADD213PD	Fused Multiply-Add of Packed Double- Precision Floating- Point Values
VFMADD213PS	Fused Multiply-Add of Packed Single- Precision Floating- Point Values
VFMADD213SD	Fused Multiply-Add of Scalar Double- Precision Floating- Point Values
VFMADD213SS	Fused Multiply-Add of Scalar Single-Precision Floating-Point Values
VFMADD231PD	Fused Multiply-Add of Packed Double- Precision Floating- Point Values
VFMADD231PS	Fused Multiply-Add of Packed Single- Precision Floating- Point Values
VFMADD231SD	Fused Multiply-Add of Scalar Double- Precision Floating- Point Values
VFMADD231SS	Fused Multiply-Add of Scalar Single-Precision Floating-Point Values
VFMADDSUB132PD	Fused Multiply-Alternating Add/Subtract of Packed Double- Precision Floating-Point Values
VFMADDSUB132PS	Fused Multiply-Alternating Add/Subtract of Packed Single- Precision Floating-Point Values

VFMADDSUB213PD	Fused Multiply-Alternating Add/Subtract of Packed Double- Precision Floating-Point Values
VFMADDSUB213PS	Fused Multiply-Alternating Add/Subtract of Packed Single- Precision Floating-Point Values
VFMADDSUB231PD	Fused Multiply-Alternating Add/Subtract of Packed Double- Precision Floating-Point Values
VFMADDSUB231PS	Fused Multiply-Alternating Add/Subtract of Packed Single- Precision Floating-Point Values
VFMSUB132PD	Fused Multiply-Subtract of Packed Double- Precision Floating-Point Values
VFMSUB132PS	Fused Multiply-Subtract of Packed Single- Precision Floating-Point Values
VFMSUB132SD	Fused Multiply-Subtract of Scalar Double- Precision Floating-Point Values
VFMSUB132SS	Fused Multiply-Subtract of Scalar Single- Precision Floating- Point Values
VFMSUB213PD	Fused Multiply-Subtract of Packed Double- Precision Floating-Point Values
VFMSUB213PS	Fused Multiply-Subtract of Packed Single- Precision Floating-Point Values
VFMSUB213SD	Fused Multiply-Subtract of Scalar Double- Precision Floating-Point Values
VFMSUB213SS	Fused Multiply-Subtract of Scalar Single- Precision Floating- Point Values
VFMSUB231PD	Fused Multiply-Subtract of Packed Double- Precision Floating-Point Values
VFMSUB231PS	Fused Multiply-Subtract of Packed Single- Precision Floating-Point Values
VFMSUB231SD	Fused Multiply-Subtract of Scalar Double- Precision Floating-Point Values
VFMSUB231SS	Fused Multiply-Subtract of Scalar Single- Precision Floating- Point Values

VFMSUBADD132PD	Fused Multiply-Alternating Subtract/Add of Packed Double- Precision Floating-Point Values
VFMSUBADD132PS	Fused Multiply-Alternating Subtract/Add of Packed Single- Precision Floating-Point Values
VFMSUBADD213PD	Fused Multiply-Alternating Subtract/Add of Packed Double- Precision Floating-Point Values
VFMSUBADD213PS	Fused Multiply-Alternating Subtract/Add of Packed Single- Precision Floating-Point Values
VFMSUBADD231PD	Fused Multiply-Alternating Subtract/Add of Packed Double- Precision Floating-Point Values
VFMSUBADD231PS	Fused Multiply-Alternating Subtract/Add of Packed Single- Precision Floating-Point Values
VFNMADD132PD	Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values
VFNMADD132PS	Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values
VFNMADD132SD	Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values
VFNMADD132SS	Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values
VFNMADD213PD	Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values
VFNMADD213PS	Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values
VFNMADD213SD	Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values
VFNMADD213SS	Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values
VFNMADD231PD	Fused Negative Multiply-Add of Packed Double-Precision
<u> </u>	Floating-Point Values
VFNMADD231PS	

VFNMADD231SD	Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values
VFNMADD231SS	Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values
VFNMSUB132PD	Fused Negative Multiply-Subtract of Packed Double- Precision Floating-Point Values
VFNMSUB132PS	Fused Negative Multiply-Subtract of Packed Single- Precision Floating-Point Values
VFNMSUB132SD	Fused Negative Multiply-Subtract of Scalar Double- Precision Floating-Point Values
VFNMSUB132SS	Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values
VFNMSUB213PD	Fused Negative Multiply-Subtract of Packed Double- Precision Floating-Point Values
VFNMSUB213PS	Fused Negative Multiply-Subtract of Packed Single- Precision Floating-Point Values
VFNMSUB213SD	Fused Negative Multiply-Subtract of Scalar Double- Precision Floating-Point Values
VFNMSUB213SS	Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values
VFNMSUB231PD	Fused Negative Multiply-Subtract of Packed Double- Precision Floating-Point Values
VFNMSUB231PS	Fused Negative Multiply-Subtract of Packed Single- Precision Floating-Point Values
VFNMSUB231SD	Fused Negative Multiply-Subtract of Scalar Double- Precision Floating-Point Values
VFNMSUB231SS	Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values
VFPCLASSPD	Tests Types Of a Packed Float64 Values
<u>VFPCLASSPS</u>	Tests Types Of a Packed Float32 Values
VFPCLASSSD	Tests Types Of a Scalar Float64 Values

<u>VFPCLASSSS</u>	Tests Types Of a Scalar Float32 Values
<u>VGATHERDPD</u>	Gather Packed DP FP Values Using Signed Dword/Qword Indices
VGATHERDPD (1)	Gather Packed Single, Packed Double with Signed Dword
<u>VGATHERDPS</u>	Gather Packed SP FP values Using Signed Dword/Qword Indices
VGATHERDPS (1)	Gather Packed Single, Packed Double with Signed Dword
<u>VGATHERQPD</u>	Gather Packed DP FP Values Using Signed Dword/Qword Indices
VGATHERQPD (1)	Gather Packed Single, Packed Double with Signed Qword Indices
<u>VGATHERQPS</u>	Gather Packed SP FP values Using Signed Dword/Qword Indices
VGATHERQPS (1)	Gather Packed Single, Packed Double with Signed Qword Indices
VGETEXPPD	Convert Exponents of Packed DP FP Values to DP FP Values
<u>VGETEXPPS</u>	Convert Exponents of Packed SP FP Values to SP FP Values
VGETEXPSD	Convert Exponents of Scalar DP FP Values to DP FP Value
<u>VGETEXPSS</u>	Convert Exponents of Scalar SP FP Values to SP FP Value
<u>VGETMANTPD</u>	Extract Float64 Vector of Normalized Mantissas from Float64 Vector
<u>VGETMANTPS</u>	Extract Float32 Vector of Normalized Mantissas from Float32 Vector
VGETMANTSD	Extract Float64 of Normalized Mantissas from Float64 Scalar
VGETMANTSS	Extract Float32 Vector of Normalized Mantissa from Float32 Vector
VINSERTF128	Insert Packed Floating-Point Values
VINSERTF32x4	Insert Packed Floating-Point Values

VINSERTF32x8	Insert Packed Floating-Point Values
VINSERTF64x2	Insert Packed Floating-Point Values
VINSERTF64x4	Insert Packed Floating-Point Values
VINSERTI128	Insert Packed Integer Values
VINSERTI32x4	Insert Packed Integer Values
VINSERTI32x8	Insert Packed Integer Values
VINSERTI64x2	Insert Packed Integer Values
VINSERTI64x4	Insert Packed Integer Values
VMASKMOV	Conditional SIMD Packed Loads and Stores
VMOVDQA32	Move Aligned Packed Integer Values
VMOVDQA64	Move Aligned Packed Integer Values
VMOVDQU16	Move Unaligned Packed Integer Values
VMOVDQU32	Move Unaligned Packed Integer Values
VMOVDQU64	Move Unaligned Packed Integer Values
VMOVDQU8	Move Unaligned Packed Integer Values
<u>VPBLENDD</u>	Blend Packed Dwords
<u>VPBLENDMB</u>	Blend Byte/Word Vectors Using an Opmask Control
VPBLENDMD	Blend Int32/Int64 Vectors Using an OpMask Control
VPBLENDMQ	Blend Int32/Int64 Vectors Using an OpMask Control
VPBLENDMW	Blend Byte/Word Vectors Using an Opmask Control
VPBROADCAST	Load Integer and Broadcast
<u>VPBROADCASTB</u>	Load with Broadcast Integer Data from General Purpose Register
<u>VPBROADCASTD</u>	Load with Broadcast Integer Data from General Purpose Register
<u>VPBROADCASTM</u>	Broadcast Mask to Vector Register

VPBROADCASTQ	Load with Broadcast Integer Data from General Purpose Register
<u>VPBROADCASTW</u>	Load with Broadcast Integer Data from General Purpose Register
<u>VPCMPB</u>	Compare Packed Byte Values Into Mask
<u>VPCMPD</u>	Compare Packed Integer Values into Mask
<u>VPCMPQ</u>	Compare Packed Integer Values into Mask
<u>VPCMPUB</u>	Compare Packed Byte Values Into Mask
VPCMPUD	Compare Packed Integer Values into Mask
VPCMPUQ	Compare Packed Integer Values into Mask
<u>VPCMPUW</u>	Compare Packed Word Values Into Mask
<u>VPCMPW</u>	Compare Packed Word Values Into Mask
VPCOMPRESSD	Store Sparse Packed Doubleword Integer Values into Dense Memory/Register
VPCOMPRESSQ	Store Sparse Packed Quadword Integer Values into Dense Memory/Register
VPCONFLICTD	Detect Conflicts Within a Vector of Packed Dword/Qword Values into Dense Memory/ Register
VPCONFLICTQ	Detect Conflicts Within a Vector of Packed Dword/Qword Values into Dense Memory/ Register
VPERM2F128	Permute Floating-Point Values
VPERM2I128	Permute Integer Values
<u>VPERMB</u>	Permute Packed Bytes Elements
<u>VPERMD</u>	Permute Packed Doublewords/Words Elements
VPERMI2B	Full Permute of Bytes from Two Tables Overwriting the Index
VPERMI2D	Full Permute From Two Tables Overwriting the Index
VPERMI2PD	Full Permute From Two Tables Overwriting the Index

VPERMI2PS	Full Permute From Two Tables Overwriting the Index
VPERMI2Q	Full Permute From Two Tables Overwriting the Index
VPERMI2W	Full Permute From Two Tables Overwriting the Index
VPERMILPD	Permute In-Lane of Pairs of Double-Precision Floating- Point Values
<u>VPERMILPS</u>	Permute In-Lane of Quadruples of Single-Precision Floating-Point Values
<u>VPERMPD</u>	Permute Double-Precision Floating-Point Elements
<u>VPERMPS</u>	Permute Single-Precision Floating-Point Elements
<u>VPERMQ</u>	Qwords Element Permutation
VPERMT2B	Full Permute of Bytes from Two Tables Overwriting a Table
VPERMT2D	Full Permute from Two Tables Overwriting one Table
VPERMT2PD	Full Permute from Two Tables Overwriting one Table
VPERMT2PS	Full Permute from Two Tables Overwriting one Table
VPERMT2Q	Full Permute from Two Tables Overwriting one Table
VPERMT2W	Full Permute from Two Tables Overwriting one Table
<u>VPERMW</u>	Permute Packed Doublewords/Words Elements
<u>VPEXPANDD</u>	Load Sparse Packed Doubleword Integer Values from Dense Memory / Register
VPEXPANDQ	Load Sparse Packed Quadword Integer Values from Dense Memory / Register
VPGATHERDD	Gather Packed Dword Values Using Signed Dword/Qword Indices
VPGATHERDD (1)	Gather Packed Dword, Packed Qword with Signed Dword Indices
VPGATHERDQ	Gather Packed Dword, Packed Qword with Signed Dword Indices

VPGATHERDQ (1)	Gather Packed Qword Values Using Signed Dword/Qword Indices
<u>VPGATHERQD</u>	Gather Packed Dword Values Using Signed Dword/Qword Indices
VPGATHERQD (1)	Gather Packed Dword, Packed Qword with Signed Qword Indices
VPGATHERQQ	Gather Packed Qword Values Using Signed Dword/Qword Indices
VPGATHERQQ (1)	Gather Packed Dword, Packed Qword with Signed Qword Indices
<u>VPLZCNTD</u>	Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values
VPLZCNTQ	Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values
VPMADD52HUQ	Packed Multiply of Unsigned 52-bit Unsigned Integers and Add High 52-bit Products to 64-bit Accumulators
VPMADD52LUQ	Packed Multiply of Unsigned 52-bit Integers and Add the Low 52-bit Products to Qword Accumulators
<u>VPMASKMOV</u>	Conditional SIMD Integer Packed Loads and Stores
VPMOVB2M	Convert a Vector Register to a Mask
VPMOVD2M	Convert a Vector Register to a Mask
<u>VPMOVDB</u>	Down Convert DWord to Byte
<u>VPMOVDW</u>	Down Convert DWord to Word
VPMOVM2B	Convert a Mask Register to a Vector Register
VPMOVM2D	Convert a Mask Register to a Vector Register
VPMOVM2Q	Convert a Mask Register to a Vector Register
<u>VPMOVM2W</u>	Convert a Mask Register to a Vector Register
<u>VPMOVQ2M</u>	Convert a Vector Register to a Mask
<u>VPMOVQB</u>	Down Convert QWord to Byte

<u>VPMOVQD</u>	Down Convert QWord to DWord
<u>VPMOVQW</u>	Down Convert QWord to Word
<u>VPMOVSDB</u>	Down Convert DWord to Byte
<u>VPMOVSDW</u>	Down Convert DWord to Word
<u>VPMOVSQB</u>	Down Convert QWord to Byte
<u>VPMOVSQD</u>	Down Convert QWord to DWord
<u>VPMOVSQW</u>	Down Convert QWord to Word
<u>VPMOVSWB</u>	Down Convert Word to Byte
<u>VPMOVUSDB</u>	Down Convert DWord to Byte
<u>VPMOVUSDW</u>	Down Convert DWord to Word
<u>VPMOVUSQB</u>	Down Convert QWord to Byte
<u>VPMOVUSQD</u>	Down Convert QWord to DWord
<u>VPMOVUSQW</u>	Down Convert QWord to Word
<u>VPMOVUSWB</u>	Down Convert Word to Byte
<u>VPMOVW2M</u>	Convert a Vector Register to a Mask
<u>VPMOVWB</u>	Down Convert Word to Byte
<u>VPMULTISHIFTQB</u>	Select Packed Unaligned Bytes from Quadword Sources
<u>VPROLD</u>	Bit Rotate Left
VPROLQ	Bit Rotate Left
<u>VPROLVD</u>	Bit Rotate Left
<u>VPROLVQ</u>	Bit Rotate Left
<u>VPRORD</u>	Bit Rotate Right
<u>VPRORQ</u>	Bit Rotate Right
<u>VPRORVD</u>	Bit Rotate Right
VPRORVQ	Bit Rotate Right

<u>VPSCATTERDD</u>	Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices
VPSCATTERDQ	Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices
VPSCATTERQD	Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices
VPSCATTERQQ	Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices
<u>VPSLLVD</u>	Variable Bit Shift Left Logical
VPSLLVQ	Variable Bit Shift Left Logical
<u>VPSLLVW</u>	Variable Bit Shift Left Logical
<u>VPSRAVD</u>	Variable Bit Shift Right Arithmetic
<u>VPSRAVQ</u>	Variable Bit Shift Right Arithmetic
<u>VPSRAVW</u>	Variable Bit Shift Right Arithmetic
<u>VPSRLVD</u>	Variable Bit Shift Right Logical
<u>VPSRLVQ</u>	Variable Bit Shift Right Logical
<u>VPSRLVW</u>	Variable Bit Shift Right Logical
VPTERNLOGD	Bitwise Ternary Logic
VPTERNLOGQ	Bitwise Ternary Logic
<u>VPTESTMB</u>	Logical AND and Set Mask
<u>VPTESTMD</u>	Logical AND and Set Mask
VPTESTMQ	Logical AND and Set Mask
<u>VPTESTMW</u>	Logical AND and Set Mask
<u>VPTESTNMB</u>	Logical NAND and Set
<u>VPTESTNMD</u>	Logical NAND and Set
VPTESTNMQ	Logical NAND and Set
<u>VPTESTNMW</u>	Logical NAND and Set

VRANGEPD	Range Restriction Calculation For Packed Pairs of Float64 Values
<u>VRANGEPS</u>	Range Restriction Calculation For Packed Pairs of Float32 Values
<u>VRANGESD</u>	Range Restriction Calculation From a pair of Scalar Float64 Values
<u>VRANGESS</u>	Range Restriction Calculation From a Pair of Scalar Float32 Values
VRCP14PD	Compute Approximate Reciprocals of Packed Float64 Values
VRCP14PS	Compute Approximate Reciprocals of Packed Float32 Values
VRCP14SD	Compute Approximate Reciprocal of Scalar Float64 Value
VRCP14SS	Compute Approximate Reciprocal of Scalar Float32 Value
VREDUCEPD	Perform Reduction Transformation on Packed Float64 Values
<u>VREDUCEPS</u>	Perform Reduction Transformation on Packed Float32 Values
<u>VREDUCESD</u>	Perform a Reduction Transformation on a Scalar Float64 Value
<u>VREDUCESS</u>	Perform a Reduction Transformation on a Scalar Float32 Value
VRNDSCALEPD	Round Packed Float64 Values To Include A Given Number Of Fraction Bits
VRNDSCALEPS	Round Packed Float32 Values To Include A Given Number Of Fraction Bits
VRNDSCALESD	Round Scalar Float64 Value To Include A Given Number Of Fraction Bits
<u>VRNDSCALESS</u>	Round Scalar Float32 Value To Include A Given Number Of Fraction Bits

VRSQRT14PD	Compute Approximate Reciprocals of Square Roots of Packed Float64 Values
VRSQRT14PS	Compute Approximate Reciprocals of Square Roots of Packed Float32 Values
VRSQRT14SD	Compute Approximate Reciprocal of Square Root of Scalar Float64 Value
VRSQRT14SS	Compute Approximate Reciprocal of Square Root of Scalar Float32 Value
<u>VSCALEFPD</u>	Scale Packed Float64 Values With Float64 Values
<u>VSCALEFPS</u>	Scale Packed Float32 Values With Float32 Values
<u>VSCALEFSD</u>	Scale Scalar Float64 Values With Float64 Values
<u>VSCALEFSS</u>	Scale Scalar Float32 Value With Float32 Value
<u>VSCATTERDPD</u>	Scatter Packed Single, Packed Double with Signed Dword and Qword Indices
<u>VSCATTERDPS</u>	Scatter Packed Single, Packed Double with Signed Dword and Qword Indices
<u>VSCATTERQPD</u>	Scatter Packed Single, Packed Double with Signed Dword and Qword Indices
<u>VSCATTERQPS</u>	Scatter Packed Single, Packed Double with Signed Dword and Qword Indices
VSHUFF32x4	Shuffle Packed Values at 128-bit Granularity
VSHUFF64x2	Shuffle Packed Values at 128-bit Granularity
VSHUFI32x4	Shuffle Packed Values at 128-bit Granularity
VSHUFI64x2	Shuffle Packed Values at 128-bit Granularity
VTESTPD	Packed Bit Test
<u>VTESTPS</u>	Packed Bit Test
<u>VZEROALL</u>	Zero All YMM Registers
<u>VZEROUPPER</u>	Zero Upper Bits of YMM Registers

WAIT	Wait
WBINVD	Write Back and Invalidate Cache
WRFSBASE	Write FS/GS Segment Base
<u>WRGSBASE</u>	Write FS/GS Segment Base
<u>WRMSR</u>	Write to Model Specific Register
<u>WRPKRU</u>	Write Data to User Page Key Register
XABORT	Transactional Abort
XACQUIRE	Hardware Lock Elision Prefix Hints
XADD	Exchange and Add
XBEGIN	Transactional Begin
XCHG	Exchange Register/Memory with Register
XEND	Transactional End
XGETBV	Get Value of Extended Control Register
XLAT	Table Look-up Translation
<u>XLATB</u>	Table Look-up Translation
XOR	Logical Exclusive OR
<u>XORPD</u>	Bitwise Logical XOR of Packed Double Precision Floating- Point Values
<u>XORPS</u>	Bitwise Logical XOR of Packed Single Precision Floating- Point Values
XRELEASE	Hardware Lock Elision Prefix Hints
XRSTOR	Restore Processor Extended States
<u>XRSTORS</u>	Restore Processor Extended States Supervisor
<u>XSAVE</u>	Save Processor Extended States
<u>XSAVEC</u>	Save Processor Extended States with Compaction
<u>XSAVEOPT</u>	Save Processor Extended States Optimized

<u>XSAVES</u>	Save Processor Extended States Supervisor
<u>XSETBV</u>	Set Extended Control Register
XTEST	Test If In Transactional Execution

Mnemonic	Summary
INVEPT	Invalidate Translations Derived from EPT
INVVPID	Invalidate Translations Based on VPID
<u>VMCALL</u>	Call to VM Monitor
<u>VMCLEAR</u>	Clear Virtual-Machine Control Structure
<u>VMFUNC</u>	Invoke VM function
<u>VMLAUNCH</u>	Launch/Resume Virtual Machine
<u>VMPTRLD</u>	Load Pointer to Virtual-Machine Control Structure
<u>VMPTRST</u>	Store Pointer to Virtual-Machine Control Structure
VMREAD	Read Field from Virtual-Machine Control Structure
VMRESUME	Launch/Resume Virtual Machine
VMRESUME (1)	Resume Virtual Machine
<u>VMWRITE</u>	Write Field to Virtual-Machine Control Structure
<u>VMXOFF</u>	Leave VMX Operation
VMXON	Enter VMX Operation

Mnemonic	Summary
PREFETCHWT1	Prefetch Vector Data Into Caches with Intent to Write and T1 Hint
V4FMADDPS	Packed Single-Precision Floating-Point Fused Multiply-Add (4-iterations)

V4FMADDSS	Scalar Single-Precision Floating-Point Fused Multiply-Add (4-iterations)
<u>V4FNMADDPS</u>	Packed Single-Precision Floating-Point Fused Multiply-Add (4-iterations)
V4FNMADDSS	Scalar Single-Precision Floating-Point Fused Multiply-Add (4-iterations)
VEXP2PD	Approximation to the Exponential 2 ^x of Packed Double- Precision Floating-Point Values with Less Than 2 ^x -23 Relative Error
<u>VEXP2PS</u>	Approximation to the Exponential 2 ^x of Packed Single- Precision Floating-Point Values with Less Than 2 ^x -23 Relative Error
<u>VGATHERPF0DPD</u>	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint
VGATHERPF0DPS	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint
VGATHERPF0QPD	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint
<u>VGATHERPF0QPS</u>	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint
VGATHERPF1DPD	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint
VGATHERPF1DPS	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint
VGATHERPF1QPD	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint
VGATHERPF1QPS	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint
VP4DPWSSD	Dot Product of Signed Words with Dword Accumulation (4-iterations)
VP4DPWSSDS	Dot Product of Signed Words with Dword Accumulation and Saturation (4-iterations)

VRCP28PD	Approximation to the Reciprocal of Packed Double-Precision Floating-Point Values with Less Than 2^-28 Relative Error
VRCP28PS	Approximation to the Reciprocal of Packed Single-Precision Floating-Point Values with Less Than 2^-28 Relative Error
VRCP28SD	Approximation to the Reciprocal of Scalar Double-Precision Floating-Point Value with Less Than 2^-28 Relative Error
VRCP28SS	Approximation to the Reciprocal of Scalar Single-Precision Floating-Point Value with Less Than 2^-28 Relative Error
VRSQRT28PD	Approximation to the Reciprocal Square Root of Packed Double-Precision Floating-Point Values with Less Than 2^-28 Relative Error
VRSQRT28PS	Approximation to the Reciprocal Square Root of Packed Single-Precision Floating-Point Values with Less Than 2^-28 Relative Error
<u>VRSQRT28SD</u>	Approximation to the Reciprocal Square Root of Scalar Double-Precision Floating-Point Value with Less Than 2^-28 Relative Error
<u>VRSQRT28SS</u>	Approximation to the Reciprocal Square Root of Scalar Single-Precision Floating- Point Value with Less Than 2^-28 Relative Error
VSCATTERPF0DPD	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint with Intent to Write
VSCATTERPF0DPS	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint with Intent to Write
VSCATTERPF0QPD	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint with Intent to Write
VSCATTERPF0QPS	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint with Intent to Write

VSCATTERPF1DPD	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint with Intent to Write
VSCATTERPF1DPS	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint with Intent to Write
VSCATTERPF1QPD	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint with Intent to Write
VSCATTERPF1QPS	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint with Intent to Write