

x86 and amd64 instruction reference

 felixcloutier.com/x86/

THIS REFERENCE IS NOT PERFECT. It's been mechanically separated into distinct files by a dumb script. It may be enough to replace the official documentation on your weekend reverse engineering project, but for anything where money is at stake, go get the official and freely available documentation.

Mnemonic	Summary
<u>AAA</u>	ASCII Adjust After Addition
<u>AAD</u>	ASCII Adjust AX Before Division
<u>AAM</u>	ASCII Adjust AX After Multiply
<u>AAS</u>	ASCII Adjust AL After Subtraction
<u>ADC</u>	Add with Carry
<u>ADCX</u>	Unsigned Integer Addition of Two Operands with Carry Flag
<u>ADD</u>	Add
<u>ADDPD</u>	Add Packed Double-Precision Floating-Point Values
<u>ADDPS</u>	Add Packed Single-Precision Floating-Point Values
<u>ADDSD</u>	Add Scalar Double-Precision Floating-Point Values
<u>ADDSS</u>	Add Scalar Single-Precision Floating-Point Values
<u>ADDSUBPD</u>	Packed Double-FP Add/Subtract
<u>ADDSUBPS</u>	Packed Single-FP Add/Subtract
<u>ADOX</u>	Unsigned Integer Addition of Two Operands with Overflow Flag
<u>AESDEC</u>	Perform One Round of an AES Decryption Flow
<u>AESDECLAST</u>	Perform Last Round of an AES Decryption Flow
<u>AESENC</u>	Perform One Round of an AES Encryption Flow
<u>AESENCLAST</u>	Perform Last Round of an AES Encryption Flow

<u>AESIMC</u>	Perform the AES InvMixColumn Transformation
<u>AESKEYGENASSIST</u>	AES Round Key Generation Assist
<u>AND</u>	Logical AND
<u>ANDN</u>	Logical AND NOT
<u>ANDNPD</u>	Bitwise Logical AND NOT of Packed Double Precision Floating-Point Values
<u>ANDNPS</u>	Bitwise Logical AND NOT of Packed Single Precision Floating-Point Values
<u>ANDPD</u>	Bitwise Logical AND of Packed Double Precision Floating-Point Values
<u>ANDPS</u>	Bitwise Logical AND of Packed Single Precision Floating-Point Values
<u>ARPL</u>	Adjust RPL Field of Segment Selector
<u>BEXTR</u>	Bit Field Extract
<u>BLENDPD</u>	Blend Packed Double Precision Floating-Point Values
<u>BLENDPS</u>	Blend Packed Single Precision Floating-Point Values
<u>BLENDVPD</u>	Variable Blend Packed Double Precision Floating-Point Values
<u>BLENDVPS</u>	Variable Blend Packed Single Precision Floating-Point Values
<u>BLSI</u>	Extract Lowest Set Isolated Bit
<u>BLSMSK</u>	Get Mask Up to Lowest Set Bit
<u>BLSR</u>	Reset Lowest Set Bit
<u>BNDCL</u>	Check Lower Bound
<u>BNDCN</u>	Check Upper Bound
<u>BNDUCU</u>	Check Upper Bound
<u>BNDLDX</u>	Load Extended Bounds Using Address Translation

<u>BNDMK</u>	Make Bounds
<u>BNDMOV</u>	Move Bounds
<u>BNDSTX</u>	Store Extended Bounds Using Address Translation
<u>BOUND</u>	Check Array Index Against Bounds
<u>BSF</u>	Bit Scan Forward
<u>BSR</u>	Bit Scan Reverse
<u>BSWAP</u>	Byte Swap
<u>BT</u>	Bit Test
<u>BTC</u>	Bit Test and Complement
<u>BTR</u>	Bit Test and Reset
<u>BTS</u>	Bit Test and Set
<u>BZHI</u>	Zero High Bits Starting with Specified Bit Position
<u>CALL</u>	Call Procedure
<u>CBW</u>	Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword
<u>CDQ</u>	Convert Word to Doubleword/Convert Doubleword to Quadword
<u>CDQE</u>	Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword
<u>CLAC</u>	Clear AC Flag in EFLAGS Register
<u>CLC</u>	Clear Carry Flag
<u>CLD</u>	Clear Direction Flag
<u>CLDEMOTE</u>	Cache Line Demote
<u>CLFLUSH</u>	Flush Cache Line
<u>CLFLUSHOPT</u>	Flush Cache Line Optimized
<u>CLI</u>	Clear Interrupt Flag

<u>CLTS</u>	Clear Task-Switched Flag in CR0
<u>CLWB</u>	Cache Line Write Back
<u>CMC</u>	Complement Carry Flag
<u>CMOVcc</u>	Conditional Move
<u>CMP</u>	Compare Two Operands
<u>CMPPD</u>	Compare Packed Double-Precision Floating-Point Values
<u>CMPPS</u>	Compare Packed Single-Precision Floating-Point Values
<u>CMPS</u>	Compare String Operands
<u>CMPSB</u>	Compare String Operands
<u>CMPSD</u>	Compare String Operands
<u>CMPSD (1)</u>	Compare Scalar Double-Precision Floating-Point Value
<u>CMPSQ</u>	Compare String Operands
<u>CMPSS</u>	Compare Scalar Single-Precision Floating-Point Value
<u>CMPSW</u>	Compare String Operands
<u>CMPXCHG</u>	Compare and Exchange
<u>CMPXCHG16B</u>	Compare and Exchange Bytes
<u>CMPXCHG8B</u>	Compare and Exchange Bytes
<u>COMISD</u>	Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS
<u>COMISS</u>	Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS
<u>CPUID</u>	CPU Identification
<u>CQO</u>	Convert Word to Doubleword/Convert Doubleword to Quadword
<u>CRC32</u>	Accumulate CRC32 Value
<u>CVTDQ2PD</u>	Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values

<u>CVTDQ2PS</u>	Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values
<u>CVTPD2DQ</u>	Convert Packed Double-Precision Floating-Point Values to Packed Doubleword Integers
<u>CVTPD2PI</u>	Convert Packed Double-Precision FP Values to Packed Dword Integers
<u>CVTPD2PS</u>	Convert Packed Double-Precision Floating-Point Values to Packed Single-Precision Floating-Point Values
<u>CVTPI2PD</u>	Convert Packed Dword Integers to Packed Double-Precision FP Values
<u>CVTPI2PS</u>	Convert Packed Dword Integers to Packed Single-Precision FP Values
<u>CVTPS2DQ</u>	Convert Packed Single-Precision Floating-Point Values to Packed Signed Doubleword Integer Values
<u>CVTPS2PD</u>	Convert Packed Single-Precision Floating-Point Values to Packed Double-Precision Floating-Point Values
<u>CVTPS2PI</u>	Convert Packed Single-Precision FP Values to Packed Dword Integers
<u>CVTSD2SI</u>	Convert Scalar Double-Precision Floating-Point Value to Doubleword Integer
<u>CVTSD2SS</u>	Convert Scalar Double-Precision Floating-Point Value to Scalar Single-Precision Floating-Point Value
<u>CVTSI2SD</u>	Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value
<u>CVTSI2SS</u>	Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value
<u>CVTSS2SD</u>	Convert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value
<u>CVTSS2SI</u>	Convert Scalar Single-Precision Floating-Point Value to Doubleword Integer

<u>CVTTPD2DQ</u>	Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword Integers
<u>CVTTPD2PI</u>	Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers
<u>CVTTPS2DQ</u>	Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Signed Doubleword Integer Values
<u>CVTTPS2PI</u>	Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers
<u>CVTTSD2SI</u>	Convert with Truncation Scalar Double-Precision Floating-Point Value to Signed Integer
<u>CVTTSS2SI</u>	Convert with Truncation Scalar Single-Precision Floating-Point Value to Integer
<u>CWD</u>	Convert Word to Doubleword/Convert Doubleword to Quadword
<u>CWDE</u>	Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword
<u>DAA</u>	Decimal Adjust AL after Addition
<u>DAS</u>	Decimal Adjust AL after Subtraction
<u>DEC</u>	Decrement by 1
<u>DIV</u>	Unsigned Divide
<u>DIVPD</u>	Divide Packed Double-Precision Floating-Point Values
<u>DIVPS</u>	Divide Packed Single-Precision Floating-Point Values
<u>DIVSD</u>	Divide Scalar Double-Precision Floating-Point Value
<u>DIVSS</u>	Divide Scalar Single-Precision Floating-Point Values
<u>DPPD</u>	Dot Product of Packed Double Precision Floating-Point Values
<u>DPPS</u>	Dot Product of Packed Single Precision Floating-Point Values
<u>EMMS</u>	Empty MMX Technology State

<u>ENTER</u>	Make Stack Frame for Procedure Parameters
<u>EXTRACTPS</u>	Extract Packed Floating-Point Values
<u>F2XM1</u>	Compute 2^x-1
<u>FABS</u>	Absolute Value
<u>FADD</u>	Add
<u>FADDP</u>	Add
<u>FBLD</u>	Load Binary Coded Decimal
<u>FBSTP</u>	Store BCD Integer and Pop
<u>FCHS</u>	Change Sign
<u>FCLEX</u>	Clear Exceptions
<u>FCMOVcc</u>	Floating-Point Conditional Move
<u>FCOM</u>	Compare Floating Point Values
<u>FCOMI</u>	Compare Floating Point Values and Set EFLAGS
<u>FCOMIP</u>	Compare Floating Point Values and Set EFLAGS
<u>FCOMP</u>	Compare Floating Point Values
<u>FCOMPP</u>	Compare Floating Point Values
<u>FCOS</u>	Cosine
<u>FDECSTP</u>	Decrement Stack-Top Pointer
<u>FDIV</u>	Divide
<u>FDIVP</u>	Divide
<u>FDIVR</u>	Reverse Divide
<u>FDIVRP</u>	Reverse Divide
<u>FFREE</u>	Free Floating-Point Register
<u>FIADD</u>	Add
<u>FICOM</u>	Compare Integer

<u>FICOMP</u>	Compare Integer
<u>FIDIV</u>	Divide
<u>FIDIVR</u>	Reverse Divide
<u>FILD</u>	Load Integer
<u>FIMUL</u>	Multiply
<u>FINCSTP</u>	Increment Stack-Top Pointer
<u>FINIT</u>	Initialize Floating-Point Unit
<u>FIST</u>	Store Integer
<u>FISTP</u>	Store Integer
<u>FISTTP</u>	Store Integer with Truncation
<u>FISUB</u>	Subtract
<u>FISUBR</u>	Reverse Subtract
<u>FLD</u>	Load Floating Point Value
<u>FLD1</u>	Load Constant
<u>FLDCW</u>	Load x87 FPU Control Word
<u>FLDENV</u>	Load x87 FPU Environment
<u>FLDL2E</u>	Load Constant
<u>FLDL2T</u>	Load Constant
<u>FLDLG2</u>	Load Constant
<u>FLDLN2</u>	Load Constant
<u>FLDPI</u>	Load Constant
<u>FLDZ</u>	Load Constant
<u>FMUL</u>	Multiply
<u>FMULP</u>	Multiply
<u>FNCLEX</u>	Clear Exceptions

<u>FNINIT</u>	Initialize Floating-Point Unit
<u>FNOP</u>	No Operation
<u>FNSAVE</u>	Store x87 FPU State
<u>FNSTCW</u>	Store x87 FPU Control Word
<u>FNSTENV</u>	Store x87 FPU Environment
<u>FNSTSW</u>	Store x87 FPU Status Word
<u>FPATAN</u>	Partial Arctangent
<u>FPREM</u>	Partial Remainder
<u>FPREM1</u>	Partial Remainder
<u>FPTAN</u>	Partial Tangent
<u>FRNDINT</u>	Round to Integer
<u>FRSTOR</u>	Restore x87 FPU State
<u>FSAVE</u>	Store x87 FPU State
<u>FSCALE</u>	Scale
<u>FSIN</u>	Sine
<u>FSINCOS</u>	Sine and Cosine
<u>FSQRT</u>	Square Root
<u>FST</u>	Store Floating Point Value
<u>FSTCW</u>	Store x87 FPU Control Word
<u>FSTENV</u>	Store x87 FPU Environment
<u>FSTP</u>	Store Floating Point Value
<u>FSTSW</u>	Store x87 FPU Status Word
<u>FSUB</u>	Subtract
<u>FSUBP</u>	Subtract
<u>FSUBR</u>	Reverse Subtract

<u>FSUBRP</u>	Reverse Subtract
<u>FTST</u>	TEST
<u>FUCOM</u>	Unordered Compare Floating Point Values
<u>FUCOMI</u>	Compare Floating Point Values and Set EFLAGS
<u>FUCOMIP</u>	Compare Floating Point Values and Set EFLAGS
<u>FUCOMP</u>	Unordered Compare Floating Point Values
<u>FUCOMPP</u>	Unordered Compare Floating Point Values
<u>FWAIT</u>	Wait
<u>FXAM</u>	Examine Floating-Point
<u>FXCH</u>	Exchange Register Contents
<u>FXRSTOR</u>	Restore x87 FPU, MMX, XMM, and MXCSR State
<u>FXSAVE</u>	Save x87 FPU, MMX Technology, and SSE State
<u>EXTRACT</u>	Extract Exponent and Significand
<u>FYL2X</u>	Compute $y * \log_2 x$
<u>FYL2XP1</u>	Compute $y * \log_2(x + 1)$
<u>GF2P8AFFINEINVQB</u>	Galois Field Affine Transformation Inverse
<u>GF2P8AFFINEQB</u>	Galois Field Affine Transformation
<u>GF2P8MULB</u>	Galois Field Multiply Bytes
<u>HADDPD</u>	Packed Double-FP Horizontal Add
<u>HADDPS</u>	Packed Single-FP Horizontal Add
<u>HLT</u>	Halt
<u>HSUBPD</u>	Packed Double-FP Horizontal Subtract
<u>HSUBPS</u>	Packed Single-FP Horizontal Subtract
<u>IDIV</u>	Signed Divide
<u>IMUL</u>	Signed Multiply

<u>IN</u>	Input from Port
<u>INC</u>	Increment by 1
<u>INS</u>	Input from Port to String
<u>INSB</u>	Input from Port to String
<u>INSD</u>	Input from Port to String
<u>INSERTPS</u>	Insert Scalar Single-Precision Floating-Point Value
<u>INSW</u>	Input from Port to String
<u>INT n</u>	Call to Interrupt Procedure
<u>INT1</u>	Call to Interrupt Procedure
<u>INT3</u>	Call to Interrupt Procedure
<u>INTO</u>	Call to Interrupt Procedure
<u>INVD</u>	Invalidate Internal Caches
<u>INVLPG</u>	Invalidate TLB Entries
<u>INVPCID</u>	Invalidate Process-Context Identifier
<u>IRET</u>	Interrupt Return
<u>IRETD</u>	Interrupt Return
<u>JMP</u>	Jump
<u>Jcc</u>	Jump if Condition Is Met
<u>KADDB</u>	ADD Two Masks
<u>KADDD</u>	ADD Two Masks
<u>KADDQ</u>	ADD Two Masks
<u>KADDW</u>	ADD Two Masks
<u>KANDB</u>	Bitwise Logical AND Masks
<u>KANDD</u>	Bitwise Logical AND Masks
<u>KANDNB</u>	Bitwise Logical AND NOT Masks

<u>KANDND</u>	Bitwise Logical AND NOT Masks
<u>KANDNQ</u>	Bitwise Logical AND NOT Masks
<u>KANDNW</u>	Bitwise Logical AND NOT Masks
<u>KANDQ</u>	Bitwise Logical AND Masks
<u>KANDW</u>	Bitwise Logical AND Masks
<u>KMOVB</u>	Move from and to Mask Registers
<u>KMOVD</u>	Move from and to Mask Registers
<u>KMOVQ</u>	Move from and to Mask Registers
<u>KMOVW</u>	Move from and to Mask Registers
<u>KNOTB</u>	NOT Mask Register
<u>KNOTD</u>	NOT Mask Register
<u>KNOTQ</u>	NOT Mask Register
<u>KNOTW</u>	NOT Mask Register
<u>KORB</u>	Bitwise Logical OR Masks
<u>KORD</u>	Bitwise Logical OR Masks
<u>KORQ</u>	Bitwise Logical OR Masks
<u>KORTESTB</u>	OR Masks And Set Flags
<u>KORTESTD</u>	OR Masks And Set Flags
<u>KORTESTQ</u>	OR Masks And Set Flags
<u>KORTESTW</u>	OR Masks And Set Flags
<u>KORW</u>	Bitwise Logical OR Masks
<u>KSHIFTLB</u>	Shift Left Mask Registers
<u>KSHIFTLD</u>	Shift Left Mask Registers
<u>KSHIFTLQ</u>	Shift Left Mask Registers
<u>KSHIFTLW</u>	Shift Left Mask Registers

<u>KSHIFTRB</u>	Shift Right Mask Registers
<u>KSHIFTRD</u>	Shift Right Mask Registers
<u>KSHIFTRQ</u>	Shift Right Mask Registers
<u>KSHIFTRW</u>	Shift Right Mask Registers
<u>KTESTB</u>	Packed Bit Test Masks and Set Flags
<u>KTESTD</u>	Packed Bit Test Masks and Set Flags
<u>KTESTQ</u>	Packed Bit Test Masks and Set Flags
<u>KTESTW</u>	Packed Bit Test Masks and Set Flags
<u>KUNPCKBW</u>	Unpack for Mask Registers
<u>KUNPCKDQ</u>	Unpack for Mask Registers
<u>KUNPCKWD</u>	Unpack for Mask Registers
<u>KXNORB</u>	Bitwise Logical XNOR Masks
<u>KXNORD</u>	Bitwise Logical XNOR Masks
<u>KXNORQ</u>	Bitwise Logical XNOR Masks
<u>KXNORW</u>	Bitwise Logical XNOR Masks
<u>KXORB</u>	Bitwise Logical XOR Masks
<u>KXORD</u>	Bitwise Logical XOR Masks
<u>KXORQ</u>	Bitwise Logical XOR Masks
<u>KXORW</u>	Bitwise Logical XOR Masks
<u>LAHF</u>	Load Status Flags into AH Register
<u>LAR</u>	Load Access Rights Byte
<u>LDDQU</u>	Load Unaligned Integer 128 Bits
<u>LDMXCSR</u>	Load MXCSR Register
<u>LDS</u>	Load Far Pointer
<u>LEA</u>	Load Effective Address

<u>LEAVE</u>	High Level Procedure Exit
<u>LES</u>	Load Far Pointer
<u>LFENCE</u>	Load Fence
<u>LFS</u>	Load Far Pointer
<u>LGDT</u>	Load Global/Interrupt Descriptor Table Register
<u>LGS</u>	Load Far Pointer
<u>LIDT</u>	Load Global/Interrupt Descriptor Table Register
<u>LLDT</u>	Load Local Descriptor Table Register
<u>LMSW</u>	Load Machine Status Word
<u>LOCK</u>	Assert LOCK# Signal Prefix
<u>LODS</u>	Load String
<u>LODSB</u>	Load String
<u>LODSD</u>	Load String
<u>LODSQ</u>	Load String
<u>LODSW</u>	Load String
<u>LOOP</u>	Loop According to ECX Counter
<u>LOOPcc</u>	Loop According to ECX Counter
<u>LSL</u>	Load Segment Limit
<u>LSS</u>	Load Far Pointer
<u>LTR</u>	Load Task Register
<u>LZCNT</u>	Count the Number of Leading Zero Bits
<u>MASKMOVDQU</u>	Store Selected Bytes of Double Quadword
<u>MASKMOVQ</u>	Store Selected Bytes of Quadword
<u>MAXPD</u>	Maximum of Packed Double-Precision Floating-Point Values

<u>MAXPS</u>	Maximum of Packed Single-Precision Floating-Point Values
<u>MAXSD</u>	Return Maximum Scalar Double-Precision Floating-Point Value
<u>MAXSS</u>	Return Maximum Scalar Single-Precision Floating-Point Value
<u>MFENCE</u>	Memory Fence
<u>MINPD</u>	Minimum of Packed Double-Precision Floating-Point Values
<u>MINPS</u>	Minimum of Packed Single-Precision Floating-Point Values
<u>MINSD</u>	Return Minimum Scalar Double-Precision Floating-Point Value
<u>MINSS</u>	Return Minimum Scalar Single-Precision Floating-Point Value
<u>MONITOR</u>	Set Up Monitor Address
<u>MOV</u>	Move
<u>MOV</u> (1)	Move to/from Control Registers
<u>MOV</u> (2)	Move to/from Debug Registers
<u>MOVAPD</u>	Move Aligned Packed Double-Precision Floating-Point Values
<u>MOVAPS</u>	Move Aligned Packed Single-Precision Floating-Point Values
<u>MOVBE</u>	Move Data After Swapping Bytes
<u>MOVD</u>	Move Doubleword/Move Quadword
<u>MOVDDUP</u>	Replicate Double FP Values
<u>MOVDIR64B</u>	Move 64 Bytes as Direct Store
<u>MOVDIRI</u>	Move Doubleword as Direct Store
<u>MOVDQ2Q</u>	Move Quadword from XMM to MMX Technology Register
<u>MOVDQA</u>	Move Aligned Packed Integer Values
<u>MOVDQU</u>	Move Unaligned Packed Integer Values

<u>MOVHLPs</u>	Move Packed Single-Precision Floating-Point Values High to Low
<u>MOVHPD</u>	Move High Packed Double-Precision Floating-Point Value
<u>MOVHPS</u>	Move High Packed Single-Precision Floating-Point Values
<u>MOVLHPS</u>	Move Packed Single-Precision Floating-Point Values Low to High
<u>MOVLPD</u>	Move Low Packed Double-Precision Floating-Point Value
<u>MOVLPS</u>	Move Low Packed Single-Precision Floating-Point Values
<u>MOVMSKPD</u>	Extract Packed Double-Precision Floating-Point Sign Mask
<u>MOVMSKPS</u>	Extract Packed Single-Precision Floating-Point Sign Mask
<u>MOVNTDQ</u>	Store Packed Integers Using Non-Temporal Hint
<u>MOVNTDQA</u>	Load Double Quadword Non-Temporal Aligned Hint
<u>MOVNTI</u>	Store Doubleword Using Non-Temporal Hint
<u>MOVNTPD</u>	Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint
<u>MOVNTPS</u>	Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint
<u>MOVNTQ</u>	Store of Quadword Using Non-Temporal Hint
<u>MOVQ</u>	Move Doubleword/Move Quadword
<u>MOVQ (1)</u>	Move Quadword
<u>MOVQ2DQ</u>	Move Quadword from MMX Technology to XMM Register
<u>MOVS</u>	Move Data from String to String
<u>MOVSB</u>	Move Data from String to String
<u>MOVSD</u>	Move Data from String to String
<u>MOVSD (1)</u>	Move or Merge Scalar Double-Precision Floating-Point Value
<u>MOVSHDUP</u>	Replicate Single FP Values

<u>MOVSLDUP</u>	Replicate Single FP Values
<u>MOVSQ</u>	Move Data from String to String
<u>MOVSS</u>	Move or Merge Scalar Single-Precision Floating-Point Value
<u>MOVSW</u>	Move Data from String to String
<u>MOVSX</u>	Move with Sign-Extension
<u>MOVSLDUP</u>	Move with Sign-Extension
<u>MOVUPD</u>	Move Unaligned Packed Double-Precision Floating-Point Values
<u>MOVUPS</u>	Move Unaligned Packed Single-Precision Floating-Point Values
<u>MOVZX</u>	Move with Zero-Extend
<u>MPSADBW</u>	Compute Multiple Packed Sums of Absolute Difference
<u>MUL</u>	Unsigned Multiply
<u>MULPD</u>	Multiply Packed Double-Precision Floating-Point Values
<u>MULPS</u>	Multiply Packed Single-Precision Floating-Point Values
<u>MULSD</u>	Multiply Scalar Double-Precision Floating-Point Value
<u>MULSS</u>	Multiply Scalar Single-Precision Floating-Point Values
<u>MULX</u>	Unsigned Multiply Without Affecting Flags
<u>MWAIT</u>	Monitor Wait
<u>NEG</u>	Two's Complement Negation
<u>NOP</u>	No Operation
<u>NOT</u>	One's Complement Negation
<u>OR</u>	Logical Inclusive OR
<u>ORPD</u>	Bitwise Logical OR of Packed Double Precision Floating-Point Values
<u>ORPS</u>	Bitwise Logical OR of Packed Single Precision Floating-Point Values

<u>OUT</u>	Output to Port
<u>OUTS</u>	Output String to Port
<u>OUTSB</u>	Output String to Port
<u>OUTSD</u>	Output String to Port
<u>OUTSW</u>	Output String to Port
<u>PABSB</u>	Packed Absolute Value
<u>PABSD</u>	Packed Absolute Value
<u>PABSQ</u>	Packed Absolute Value
<u>PABSW</u>	Packed Absolute Value
<u>PACKSSDW</u>	Pack with Signed Saturation
<u>PACKSSWB</u>	Pack with Signed Saturation
<u>PACKUSDW</u>	Pack with Unsigned Saturation
<u>PACKUSWB</u>	Pack with Unsigned Saturation
<u>PADDB</u>	Add Packed Integers
<u>PADDD</u>	Add Packed Integers
<u>PADDQ</u>	Add Packed Integers
<u>PADDSB</u>	Add Packed Signed Integers with Signed Saturation
<u>PADDSW</u>	Add Packed Signed Integers with Signed Saturation
<u>PADDUSB</u>	Add Packed Unsigned Integers with Unsigned Saturation
<u>PADDUSW</u>	Add Packed Unsigned Integers with Unsigned Saturation
<u>PADDW</u>	Add Packed Integers
<u>PALIGNR</u>	Packed Align Right
<u>PAND</u>	Logical AND

<u>PANDN</u>	Logical AND NOT
<u>PAUSE</u>	Spin Loop Hint
<u>PAVGB</u>	Average Packed Integers
<u>PAVGW</u>	Average Packed Integers
<u>PBLENDVB</u>	Variable Blend Packed Bytes
<u>PBLENDW</u>	Blend Packed Words
<u>PCLMULQDQ</u>	Carry-Less Multiplication Quadword
<u>PCMPEQB</u>	Compare Packed Data for Equal
<u>PCMPEQD</u>	Compare Packed Data for Equal
<u>PCMPEQQ</u>	Compare Packed Qword Data for Equal
<u>PCMPEQW</u>	Compare Packed Data for Equal
<u>PCMPESTRI</u>	Packed Compare Explicit Length Strings, Return Index
<u>PCMPESTRM</u>	Packed Compare Explicit Length Strings, Return Mask
<u>PCMPGTB</u>	Compare Packed Signed Integers for Greater Than
<u>PCMPGTD</u>	Compare Packed Signed Integers for Greater Than
<u>PCMPGTQ</u>	Compare Packed Data for Greater Than
<u>PCMPGTW</u>	Compare Packed Signed Integers for Greater Than
<u>PCMPISTRI</u>	Packed Compare Implicit Length Strings, Return Index
<u>PCMPISTRM</u>	Packed Compare Implicit Length Strings, Return Mask
<u>PDEP</u>	Parallel Bits Deposit
<u>PEXT</u>	Parallel Bits Extract
<u>PEXTRB</u>	Extract Byte/Dword/Qword
<u>PEXTRD</u>	Extract Byte/Dword/Qword
<u>PEXTRQ</u>	Extract Byte/Dword/Qword
<u>PEXTRW</u>	Extract Word

<u>PHADDD</u>	Packed Horizontal Add
<u>PHADDSW</u>	Packed Horizontal Add and Saturate
<u>PHADDW</u>	Packed Horizontal Add
<u>PHMINPOSUW</u>	Packed Horizontal Word Minimum
<u>PHSUBD</u>	Packed Horizontal Subtract
<u>PHSUBSW</u>	Packed Horizontal Subtract and Saturate
<u>PHSUBW</u>	Packed Horizontal Subtract
<u>PINSRB</u>	Insert Byte/Dword/Qword
<u>PINSRD</u>	Insert Byte/Dword/Qword
<u>PINSRQ</u>	Insert Byte/Dword/Qword
<u>PINSRW</u>	Insert Word
<u>PMADDUBSW</u>	Multiply and Add Packed Signed and Unsigned Bytes
<u>PMADDWD</u>	Multiply and Add Packed Integers
<u>PMAXSB</u>	Maximum of Packed Signed Integers
<u>PMAXSD</u>	Maximum of Packed Signed Integers
<u>PMAXSQ</u>	Maximum of Packed Signed Integers
<u>PMAXSW</u>	Maximum of Packed Signed Integers
<u>PMAXUB</u>	Maximum of Packed Unsigned Integers
<u>PMAXUD</u>	Maximum of Packed Unsigned Integers
<u>PMAXUQ</u>	Maximum of Packed Unsigned Integers
<u>PMAXUW</u>	Maximum of Packed Unsigned Integers
<u>PMINSB</u>	Minimum of Packed Signed Integers
<u>PMINSD</u>	Minimum of Packed Signed Integers
<u>PMINSQ</u>	Minimum of Packed Signed Integers
<u>PMINSW</u>	Minimum of Packed Signed Integers

<u>PMINUB</u>	Minimum of Packed Unsigned Integers
<u>PMINUD</u>	Minimum of Packed Unsigned Integers
<u>PMINUQ</u>	Minimum of Packed Unsigned Integers
<u>PMINUW</u>	Minimum of Packed Unsigned Integers
<u>PMOVMASKB</u>	Move Byte Mask
<u>PMOVSX</u>	Packed Move with Sign Extend
<u>PMOVZX</u>	Packed Move with Zero Extend
<u>PMULDQ</u>	Multiply Packed Doubleword Integers
<u>PMULHRSW</u>	Packed Multiply High with Round and Scale
<u>PMULHUW</u>	Multiply Packed Unsigned Integers and Store High Result
<u>PMULHW</u>	Multiply Packed Signed Integers and Store High Result
<u>PMULLD</u>	Multiply Packed Integers and Store Low Result
<u>PMULLQ</u>	Multiply Packed Integers and Store Low Result
<u>PMULLW</u>	Multiply Packed Signed Integers and Store Low Result
<u>PMULUDQ</u>	Multiply Packed Unsigned Doubleword Integers
<u>POP</u>	Pop a Value from the Stack
<u>POPA</u>	Pop All General-Purpose Registers
<u>POPAD</u>	Pop All General-Purpose Registers
<u>POPCNT</u>	Return the Count of Number of Bits Set to 1
<u>POPF</u>	Pop Stack into EFLAGS Register
<u>POPFD</u>	Pop Stack into EFLAGS Register
<u>POPFQ</u>	Pop Stack into EFLAGS Register
<u>POR</u>	Bitwise Logical OR
<u>PREFETCHW</u>	Prefetch Data into Caches in Anticipation of a Write
<u>PREFETCHh</u>	Prefetch Data Into Caches

<u>PSADBW</u>	Compute Sum of Absolute Differences
<u>PSHUFB</u>	Packed Shuffle Bytes
<u>PSHUFD</u>	Shuffle Packed Doublewords
<u>PSHUFHW</u>	Shuffle Packed High Words
<u>PSHUFLW</u>	Shuffle Packed Low Words
<u>PSHUFW</u>	Shuffle Packed Words
<u>PSIGNB</u>	Packed SIGN
<u>PSIGND</u>	Packed SIGN
<u>PSIGNW</u>	Packed SIGN
<u>PSLLD</u>	Shift Packed Data Left Logical
<u>PSLLDQ</u>	Shift Double Quadword Left Logical
<u>PSLLQ</u>	Shift Packed Data Left Logical
<u>PSLLW</u>	Shift Packed Data Left Logical
<u>PSRAD</u>	Shift Packed Data Right Arithmetic
<u>PSRAQ</u>	Shift Packed Data Right Arithmetic
<u>PSRAW</u>	Shift Packed Data Right Arithmetic
<u>PSRLD</u>	Shift Packed Data Right Logical
<u>PSRLDQ</u>	Shift Double Quadword Right Logical
<u>PSRLQ</u>	Shift Packed Data Right Logical
<u>PSRLW</u>	Shift Packed Data Right Logical
<u>PSUBB</u>	Subtract Packed Integers
<u>PSUBD</u>	Subtract Packed Integers
<u>PSUBQ</u>	Subtract Packed Quadword Integers
<u>PSUBSB</u>	Subtract Packed Signed Integers with Signed Saturation
<u>PSUBSW</u>	Subtract Packed Signed Integers with Signed Saturation

<u>PSUBUSB</u>	Subtract Packed Unsigned Integers with Unsigned Saturation
<u>PSUBUSW</u>	Subtract Packed Unsigned Integers with Unsigned Saturation
<u>PSUBW</u>	Subtract Packed Integers
<u>PTEST</u>	Logical Compare
<u>PTWRITE</u>	Write Data to a Processor Trace Packet
<u>PUNPCKHBW</u>	Unpack High Data
<u>PUNPCKHDQ</u>	Unpack High Data
<u>PUNPCKHQDQ</u>	Unpack High Data
<u>PUNPCKHWD</u>	Unpack High Data
<u>PUNPCKLBW</u>	Unpack Low Data
<u>PUNPCKLDQ</u>	Unpack Low Data
<u>PUNPCKLQDQ</u>	Unpack Low Data
<u>PUNPCKLWD</u>	Unpack Low Data
<u>PUSH</u>	Push Word, Doubleword or Quadword Onto the Stack
<u>PUSHA</u>	Push All General-Purpose Registers
<u>PUSHAD</u>	Push All General-Purpose Registers
<u>PUSHE</u>	Push EFLAGS Register onto the Stack
<u>PUSHFD</u>	Push EFLAGS Register onto the Stack
<u>PUSHFQ</u>	Push EFLAGS Register onto the Stack
<u>PXOR</u>	Logical Exclusive OR
<u>RCL</u>	Rotate
<u>RCPPS</u>	Compute Reciprocals of Packed Single-Precision Floating-Point Values
<u>RCPSS</u>	Compute Reciprocal of Scalar Single-Precision Floating-Point Values

<u>RCR</u>	Rotate
<u>RDFSBASE</u>	Read FS/GS Segment Base
<u>RDGSBASE</u>	Read FS/GS Segment Base
<u>RDMSR</u>	Read from Model Specific Register
<u>RDPID</u>	Read Processor ID
<u>RDPKRU</u>	Read Protection Key Rights for User Pages
<u>RDPMC</u>	Read Performance-Monitoring Counters
<u>RDRAND</u>	Read Random Number
<u>RDSEED</u>	Read Random SEED
<u>RDTSC</u>	Read Time-Stamp Counter
<u>RDTSCP</u>	Read Time-Stamp Counter and Processor ID
<u>REP</u>	Repeat String Operation Prefix
<u>REPE</u>	Repeat String Operation Prefix
<u>REPNE</u>	Repeat String Operation Prefix
<u>REPNZ</u>	Repeat String Operation Prefix
<u>REPZ</u>	Repeat String Operation Prefix
<u>RET</u>	Return from Procedure
<u>ROL</u>	Rotate
<u>ROR</u>	Rotate
<u>RORX</u>	Rotate Right Logical Without Affecting Flags
<u>ROUNDPD</u>	Round Packed Double Precision Floating-Point Values
<u>ROUNDPS</u>	Round Packed Single Precision Floating-Point Values
<u>ROUNDSD</u>	Round Scalar Double Precision Floating-Point Values

<u>ROUNDSS</u>	Round Scalar Single Precision Floating-Point Values
<u>RSM</u>	Resume from System Management Mode
<u>RSQRTPS</u>	Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values
<u>RSQRTSS</u>	Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value
<u>SAHF</u>	Store AH into Flags
<u>SAL</u>	Shift
<u>SAR</u>	Shift
<u>SARX</u>	Shift Without Affecting Flags
<u>SBB</u>	Integer Subtraction with Borrow
<u>SCAS</u>	Scan String
<u>SCASB</u>	Scan String
<u>SCASD</u>	Scan String
<u>SCASW</u>	Scan String
<u>SETcc</u>	Set Byte on Condition
<u>SFENCE</u>	Store Fence
<u>SGDT</u>	Store Global Descriptor Table Register
<u>SHA1MSG1</u>	Perform an Intermediate Calculation for the Next Four SHA1 Message Dwords
<u>SHA1MSG2</u>	Perform a Final Calculation for the Next Four SHA1 Message Dwords
<u>SHA1NEXTE</u>	Calculate SHA1 State Variable E after Four Rounds
<u>SHA1RND4</u>	Perform Four Rounds of SHA1 Operation
<u>SHA256MSG1</u>	Perform an Intermediate Calculation for the Next Four SHA256 Message Dwords

<u>SHA256MSG2</u>	Perform a Final Calculation for the Next Four SHA256 Message Dwords
<u>SHA256RND2</u>	Perform Two Rounds of SHA256 Operation
<u>SHL</u>	Shift
<u>SHLD</u>	Double Precision Shift Left
<u>SHLX</u>	Shift Without Affecting Flags
<u>SHR</u>	Shift
<u>SHRD</u>	Double Precision Shift Right
<u>SHRX</u>	Shift Without Affecting Flags
<u>SHUFPD</u>	Packed Interleave Shuffle of Pairs of Double-Precision Floating-Point Values
<u>SHUFPS</u>	Packed Interleave Shuffle of Quadruplets of Single-Precision Floating-Point Values
<u>SIDT</u>	Store Interrupt Descriptor Table Register
<u>SLDT</u>	Store Local Descriptor Table Register
<u>SMSW</u>	Store Machine Status Word
<u>SQRTPD</u>	Square Root of Double-Precision Floating-Point Values
<u>SQRTPS</u>	Square Root of Single-Precision Floating-Point Values
<u>SQRTSD</u>	Compute Square Root of Scalar Double-Precision Floating-Point Value
<u>SQRTSS</u>	Compute Square Root of Scalar Single-Precision Value
<u>STAC</u>	Set AC Flag in EFLAGS Register
<u>STC</u>	Set Carry Flag
<u>STD</u>	Set Direction Flag
<u>STI</u>	Set Interrupt Flag
<u>STMXCSR</u>	Store MXCSR Register State
<u>STOS</u>	Store String

<u>STOSB</u>	Store String
<u>STOSD</u>	Store String
<u>STOSQ</u>	Store String
<u>STOSW</u>	Store String
<u>STR</u>	Store Task Register
<u>SUB</u>	Subtract
<u>SUBPD</u>	Subtract Packed Double-Precision Floating-Point Values
<u>SUBPS</u>	Subtract Packed Single-Precision Floating-Point Values
<u>SUBSD</u>	Subtract Scalar Double-Precision Floating-Point Value
<u>SUBSS</u>	Subtract Scalar Single-Precision Floating-Point Value
<u>SWAPGS</u>	Swap GS Base Register
<u>SYSCALL</u>	Fast System Call
<u>SYSENTER</u>	Fast System Call
<u>SYSEXIT</u>	Fast Return from Fast System Call
<u>SYSRET</u>	Return From Fast System Call
<u>TEST</u>	Logical Compare
<u>TPAUSE</u>	Timed PAUSE
<u>TZCNT</u>	Count the Number of Trailing Zero Bits
<u>UCOMISD</u>	Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS
<u>UCOMISS</u>	Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS
<u>UD</u>	Undefined Instruction
<u>UMONITOR</u>	User Level Set Up Monitor Address
<u>UMWAIT</u>	User Level Monitor Wait

<u>UNPCKHPD</u>	Unpack and Interleave High Packed Double-Precision Floating-Point Values
<u>UNPCKHPS</u>	Unpack and Interleave High Packed Single-Precision Floating-Point Values
<u>UNPCKLPD</u>	Unpack and Interleave Low Packed Double-Precision Floating-Point Values
<u>UNPCKLPS</u>	Unpack and Interleave Low Packed Single-Precision Floating-Point Values
<u>VALIGND</u>	Align Doubleword/Quadword Vectors
<u>VALIGNQ</u>	Align Doubleword/Quadword Vectors
<u>VBLENDMPD</u>	Blend Float64/Float32 Vectors Using an OpMask Control
<u>VBLENDMPS</u>	Blend Float64/Float32 Vectors Using an OpMask Control
<u>VBROADCAST</u>	Load with Broadcast Floating-Point Data
<u>VCOMPRESSPD</u>	Store Sparse Packed Double-Precision Floating-Point Values into Dense Memory
<u>VCOMPRESSPS</u>	Store Sparse Packed Single-Precision Floating-Point Values into Dense Memory
<u>VCVTPD2QQ</u>	Convert Packed Double-Precision Floating-Point Values to Packed Quadword Integers
<u>VCVTPD2UDQ</u>	Convert Packed Double-Precision Floating-Point Values to Packed Unsigned Doubleword Integers
<u>VCVTPD2UQQ</u>	Convert Packed Double-Precision Floating-Point Values to Packed Unsigned Quadword Integers
<u>VCVTPH2PS</u>	Convert 16-bit FP values to Single-Precision FP values
<u>VCVTPS2PH</u>	Convert Single-Precision FP value to 16-bit FP value
<u>VCVTPS2QQ</u>	Convert Packed Single Precision Floating-Point Values to Packed Signed Quadword Integer Values
<u>VCVTPS2UDQ</u>	Convert Packed Single-Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values

<u>VCVTPS2UQQ</u>	Convert Packed Single Precision Floating-Point Values to Packed Unsigned Quadword Integer Values
<u>VCVTQQ2PD</u>	Convert Packed Quadword Integers to Packed Double-Precision Floating-Point Values
<u>VCVTQQ2PS</u>	Convert Packed Quadword Integers to Packed Single-Precision Floating-Point Values
<u>VCVTSD2USI</u>	Convert Scalar Double-Precision Floating-Point Value to Unsigned Doubleword Integer
<u>VCVTSS2USI</u>	Convert Scalar Single-Precision Floating-Point Value to Unsigned Doubleword Integer
<u>VCVTTPD2QQ</u>	Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Quadword Integers
<u>VCVTTPD2UDQ</u>	Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Unsigned Doubleword Integers
<u>VCVTTPD2UQQ</u>	Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Unsigned Quadword Integers
<u>VCVTTPS2QQ</u>	Convert with Truncation Packed Single Precision Floating-Point Values to Packed Signed Quadword Integer Values
<u>VCVTTPS2UDQ</u>	Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values
<u>VCVTTPS2UQQ</u>	Convert with Truncation Packed Single Precision Floating-Point Values to Packed Unsigned Quadword Integer Values
<u>VCVTTSD2USI</u>	Convert with Truncation Scalar Double-Precision Floating-Point Value to Unsigned Integer
<u>VCVTSS2USI</u>	Convert with Truncation Scalar Single-Precision Floating-Point Value to Unsigned Integer
<u>VCVTUDQ2PD</u>	Convert Packed Unsigned Doubleword Integers to Packed Double-Precision Floating-Point Values
<u>VCVTUDQ2PS</u>	Convert Packed Unsigned Doubleword Integers to Packed Single-Precision Floating-Point Values

<u>VCVTUQQ2PD</u>	Convert Packed Unsigned Quadword Integers to Packed Double-Precision Floating-Point Values
<u>VCVTUQQ2PS</u>	Convert Packed Unsigned Quadword Integers to Packed Single-Precision Floating-Point Values
<u>VCVTUSI2SD</u>	Convert Unsigned Integer to Scalar Double-Precision Floating-Point Value
<u>VCVTUSI2SS</u>	Convert Unsigned Integer to Scalar Single-Precision Floating-Point Value
<u>VDBPSADBW</u>	Double Block Packed Sum-Absolute-Differences (SAD) on Unsigned Bytes
<u>VERR</u>	Verify a Segment for Reading or Writing
<u>VERW</u>	Verify a Segment for Reading or Writing
<u>VEXPANDPD</u>	Load Sparse Packed Double-Precision Floating-Point Values from Dense Memory
<u>VEXPANDPS</u>	Load Sparse Packed Single-Precision Floating-Point Values from Dense Memory
<u>VEXTRACTF128</u>	Extra ct Packed Floating-Point Values
<u>VEXTRACTF32x4</u>	Extra ct Packed Floating-Point Values
<u>VEXTRACTF32x8</u>	Extra ct Packed Floating-Point Values
<u>VEXTRACTF64x2</u>	Extra ct Packed Floating-Point Values
<u>VEXTRACTF64x4</u>	Extra ct Packed Floating-Point Values
<u>VEXTRACTI128</u>	Extract packed Integer Values
<u>VEXTRACTI32x4</u>	Extract packed Integer Values
<u>VEXTRACTI32x8</u>	Extract packed Integer Values
<u>VEXTRACTI64x2</u>	Extract packed Integer Values
<u>VEXTRACTI64x4</u>	Extract packed Integer Values
<u>VFIXUPIMMPD</u>	Fix Up Special Packed Float64 Values
<u>VFIXUPIMMPS</u>	Fix Up Special Packed Float32 Values

<u>VFIXUPIMMSD</u>	Fix Up Special Scalar Float64 Value
<u>VFIXUPIMMSS</u>	Fix Up Special Scalar Float32 Value
<u>VFMADD132PD</u>	Fused Multiply-Add of Packed Double- Precision Floating-Point Values
<u>VFMADD132PS</u>	Fused Multiply-Add of Packed Single- Precision Floating-Point Values
<u>VFMADD132SD</u>	Fused Multiply-Add of Scalar Double- Precision Floating-Point Values
<u>VFMADD132SS</u>	Fused Multiply-Add of Scalar Single-Precision Floating-Point Values
<u>VFMADD213PD</u>	Fused Multiply-Add of Packed Double- Precision Floating-Point Values
<u>VFMADD213PS</u>	Fused Multiply-Add of Packed Single- Precision Floating-Point Values
<u>VFMADD213SD</u>	Fused Multiply-Add of Scalar Double- Precision Floating-Point Values
<u>VFMADD213SS</u>	Fused Multiply-Add of Scalar Single-Precision Floating-Point Values
<u>VFMADD231PD</u>	Fused Multiply-Add of Packed Double- Precision Floating-Point Values
<u>VFMADD231PS</u>	Fused Multiply-Add of Packed Single- Precision Floating-Point Values
<u>VFMADD231SD</u>	Fused Multiply-Add of Scalar Double- Precision Floating-Point Values
<u>VFMADD231SS</u>	Fused Multiply-Add of Scalar Single-Precision Floating-Point Values
<u>VFMADDSUB132PD</u>	Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values
<u>VFMADDSUB132PS</u>	Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values

<u>VFMADDSUB213PD</u>	Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values
<u>VFMADDSUB213PS</u>	Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values
<u>VFMADDSUB231PD</u>	Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values
<u>VFMADDSUB231PS</u>	Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values
<u>VFMSUB132PD</u>	Fused Multiply-Subtract of Packed Double- Precision Floating-Point Values
<u>VFMSUB132PS</u>	Fused Multiply-Subtract of Packed Single- Precision Floating-Point Values
<u>VFMSUB132SD</u>	Fused Multiply-Subtract of Scalar Double- Precision Floating-Point Values
<u>VFMSUB132SS</u>	Fused Multiply-Subtract of Scalar Single- Precision Floating-Point Values
<u>VFMSUB213PD</u>	Fused Multiply-Subtract of Packed Double- Precision Floating-Point Values
<u>VFMSUB213PS</u>	Fused Multiply-Subtract of Packed Single- Precision Floating-Point Values
<u>VFMSUB213SD</u>	Fused Multiply-Subtract of Scalar Double- Precision Floating-Point Values
<u>VFMSUB213SS</u>	Fused Multiply-Subtract of Scalar Single- Precision Floating-Point Values
<u>VFMSUB231PD</u>	Fused Multiply-Subtract of Packed Double- Precision Floating-Point Values
<u>VFMSUB231PS</u>	Fused Multiply-Subtract of Packed Single- Precision Floating-Point Values
<u>VFMSUB231SD</u>	Fused Multiply-Subtract of Scalar Double- Precision Floating-Point Values
<u>VFMSUB231SS</u>	Fused Multiply-Subtract of Scalar Single- Precision Floating-Point Values

<u>VFMSUBADD132PD</u>	Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values
<u>VFMSUBADD132PS</u>	Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values
<u>VFMSUBADD213PD</u>	Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values
<u>VFMSUBADD213PS</u>	Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values
<u>VFMSUBADD231PD</u>	Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values
<u>VFMSUBADD231PS</u>	Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values
<u>VFNMADD132PD</u>	Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values
<u>VFNMADD132PS</u>	Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values
<u>VFNMADD132SD</u>	Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values
<u>VFNMADD132SS</u>	Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values
<u>VFNMADD213PD</u>	Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values
<u>VFNMADD213PS</u>	Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values
<u>VFNMADD213SD</u>	Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values
<u>VFNMADD213SS</u>	Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values
<u>VFNMADD231PD</u>	Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values
<u>VFNMADD231PS</u>	Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values

<u>VFNMADD231SD</u>	Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values
<u>VFNMADD231SS</u>	Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values
<u>VFNMSUB132PD</u>	Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values
<u>VFNMSUB132PS</u>	Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values
<u>VFNMSUB132SD</u>	Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values
<u>VFNMSUB132SS</u>	Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values
<u>VFNMSUB213PD</u>	Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values
<u>VFNMSUB213PS</u>	Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values
<u>VFNMSUB213SD</u>	Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values
<u>VFNMSUB213SS</u>	Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values
<u>VFNMSUB231PD</u>	Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values
<u>VFNMSUB231PS</u>	Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values
<u>VFNMSUB231SD</u>	Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values
<u>VFNMSUB231SS</u>	Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values
<u>VFPCLASSPD</u>	Tests Types Of a Packed Float64 Values
<u>VFPCLASSPS</u>	Tests Types Of a Packed Float32 Values
<u>VFPCLASSSD</u>	Tests Types Of a Scalar Float64 Values

<u>VFPCCLASSSS</u>	Tests Types Of a Scalar Float32 Values
<u>VGATHERDPD</u>	Gather Packed DP FP Values Using Signed Dword/Qword Indices
<u>VGATHERDPD</u> (1)	Gather Packed Single, Packed Double with Signed Dword
<u>VGATHERDPS</u>	Gather Packed SP FP values Using Signed Dword/Qword Indices
<u>VGATHERDPS</u> (1)	Gather Packed Single, Packed Double with Signed Dword
<u>VGATHERQPD</u>	Gather Packed DP FP Values Using Signed Dword/Qword Indices
<u>VGATHERQPD</u> (1)	Gather Packed Single, Packed Double with Signed Qword Indices
<u>VGATHERQPS</u>	Gather Packed SP FP values Using Signed Dword/Qword Indices
<u>VGATHERQPS</u> (1)	Gather Packed Single, Packed Double with Signed Qword Indices
<u>VGETEXPPD</u>	Convert Exponents of Packed DP FP Values to DP FP Values
<u>VGETEXPPS</u>	Convert Exponents of Packed SP FP Values to SP FP Values
<u>VGETEXPSD</u>	Convert Exponents of Scalar DP FP Values to DP FP Value
<u>VGETEXPSS</u>	Convert Exponents of Scalar SP FP Values to SP FP Value
<u>VGETMANTPD</u>	Extract Float64 Vector of Normalized Mantissas from Float64 Vector
<u>VGETMANTPS</u>	Extract Float32 Vector of Normalized Mantissas from Float32 Vector
<u>VGETMANTSD</u>	Extract Float64 of Normalized Mantissas from Float64 Scalar
<u>VGETMANTSS</u>	Extract Float32 Vector of Normalized Mantissa from Float32 Vector
<u>VINSERTF128</u>	Insert Packed Floating-Point Values
<u>VINSERTF32x4</u>	Insert Packed Floating-Point Values

<u>VINSERTF32x8</u>	Insert Packed Floating-Point Values
<u>VINSERTF64x2</u>	Insert Packed Floating-Point Values
<u>VINSERTF64x4</u>	Insert Packed Floating-Point Values
<u>VINSERTI128</u>	Insert Packed Integer Values
<u>VINSERTI32x4</u>	Insert Packed Integer Values
<u>VINSERTI32x8</u>	Insert Packed Integer Values
<u>VINSERTI64x2</u>	Insert Packed Integer Values
<u>VINSERTI64x4</u>	Insert Packed Integer Values
<u>VMASKMOV</u>	Conditional SIMD Packed Loads and Stores
<u>VMOVDQA32</u>	Move Aligned Packed Integer Values
<u>VMOVDQA64</u>	Move Aligned Packed Integer Values
<u>VMOVDQU16</u>	Move Unaligned Packed Integer Values
<u>VMOVDQU32</u>	Move Unaligned Packed Integer Values
<u>VMOVDQU64</u>	Move Unaligned Packed Integer Values
<u>VMOVDQU8</u>	Move Unaligned Packed Integer Values
<u>VPBLEND</u>	Blend Packed Dwords
<u>VPBLENDMB</u>	Blend Byte/Word Vectors Using an Opmask Control
<u>VPBLENDMD</u>	Blend Int32/Int64 Vectors Using an OpMask Control
<u>VPBLENDMQ</u>	Blend Int32/Int64 Vectors Using an OpMask Control
<u>VPBLENDMW</u>	Blend Byte/Word Vectors Using an Opmask Control
<u>VPBROADCAST</u>	Load Integer and Broadcast
<u>VPBROADCASTB</u>	Load with Broadcast Integer Data from General Purpose Register
<u>VPBROADCASTD</u>	Load with Broadcast Integer Data from General Purpose Register
<u>VPBROADCASTM</u>	Broadcast Mask to Vector Register

<u>VPBROADCASTQ</u>	Load with Broadcast Integer Data from General Purpose Register
<u>VPBROADCASTW</u>	Load with Broadcast Integer Data from General Purpose Register
<u>VPCMPB</u>	Compare Packed Byte Values Into Mask
<u>VPCMPD</u>	Compare Packed Integer Values into Mask
<u>VPCMPQ</u>	Compare Packed Integer Values into Mask
<u>VPCMPUB</u>	Compare Packed Byte Values Into Mask
<u>VPCMPUD</u>	Compare Packed Integer Values into Mask
<u>VPCMPUQ</u>	Compare Packed Integer Values into Mask
<u>VPCMPUW</u>	Compare Packed Word Values Into Mask
<u>VPCMPW</u>	Compare Packed Word Values Into Mask
<u>VPCOMPRESSD</u>	Store Sparse Packed Doubleword Integer Values into Dense Memory/Register
<u>VPCOMPRESSQ</u>	Store Sparse Packed Quadword Integer Values into Dense Memory/Register
<u>VPCONFLICTD</u>	Detect Conflicts Within a Vector of Packed Dword/Qword Values into Dense Memory/ Register
<u>VPCONFLICTQ</u>	Detect Conflicts Within a Vector of Packed Dword/Qword Values into Dense Memory/ Register
<u>VPERM2F128</u>	Permute Floating-Point Values
<u>VPERM2I128</u>	Permute Integer Values
<u>VPERMB</u>	Permute Packed Bytes Elements
<u>VPERMD</u>	Permute Packed Doublewords/Words Elements
<u>VPERMI2B</u>	Full Permute of Bytes from Two Tables Overwriting the Index
<u>VPERMI2D</u>	Full Permute From Two Tables Overwriting the Index
<u>VPERMI2PD</u>	Full Permute From Two Tables Overwriting the Index

<u>VPERMI2PS</u>	Full Permute From Two Tables Overwriting the Index
<u>VPERMI2Q</u>	Full Permute From Two Tables Overwriting the Index
<u>VPERMI2W</u>	Full Permute From Two Tables Overwriting the Index
<u>VPERMILPD</u>	Permute In-Lane of Pairs of Double-Precision Floating-Point Values
<u>VPERMILPS</u>	Permute In-Lane of Quadruples of Single-Precision Floating-Point Values
<u>VPERMPD</u>	Permute Double-Precision Floating-Point Elements
<u>VPERMPS</u>	Permute Single-Precision Floating-Point Elements
<u>VPERMQ</u>	Qwords Element Permutation
<u>VPERMT2B</u>	Full Permute of Bytes from Two Tables Overwriting a Table
<u>VPERMT2D</u>	Full Permute from Two Tables Overwriting one Table
<u>VPERMT2PD</u>	Full Permute from Two Tables Overwriting one Table
<u>VPERMT2PS</u>	Full Permute from Two Tables Overwriting one Table
<u>VPERMT2Q</u>	Full Permute from Two Tables Overwriting one Table
<u>VPERMT2W</u>	Full Permute from Two Tables Overwriting one Table
<u>VPERMW</u>	Permute Packed Doublewords/Words Elements
<u>VPEXPANDD</u>	Load Sparse Packed Doubleword Integer Values from Dense Memory / Register
<u>VPEXPANDQ</u>	Load Sparse Packed Quadword Integer Values from Dense Memory / Register
<u>VPGATHERDD</u>	Gather Packed Dword Values Using Signed Dword/Qword Indices
<u>VPGATHERDD</u> (1)	Gather Packed Dword, Packed Qword with Signed Dword Indices
<u>VPGATHERDQ</u>	Gather Packed Dword, Packed Qword with Signed Dword Indices

<u>VPGATHERDQ</u> (1)	Gather Packed Qword Values Using Signed Dword/Qword Indices
<u>VPGATHERQD</u>	Gather Packed Dword Values Using Signed Dword/Qword Indices
<u>VPGATHERQD</u> (1)	Gather Packed Dword, Packed Qword with Signed Qword Indices
<u>VPGATHERQQ</u>	Gather Packed Qword Values Using Signed Dword/Qword Indices
<u>VPGATHERQQ</u> (1)	Gather Packed Dword, Packed Qword with Signed Qword Indices
<u>VPLZCNTD</u>	Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values
<u>VPLZCNTQ</u>	Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values
<u>VPMADD52HUQ</u>	Packed Multiply of Unsigned 52-bit Unsigned Integers and Add High 52-bit Products to 64-bit Accumulators
<u>VPMADD52LUQ</u>	Packed Multiply of Unsigned 52-bit Integers and Add the Low 52-bit Products to Qword Accumulators
<u>VPMASKMOV</u>	Conditional SIMD Integer Packed Loads and Stores
<u>VPMOVB2M</u>	Convert a Vector Register to a Mask
<u>VPMOVD2M</u>	Convert a Vector Register to a Mask
<u>VPMOVDDB</u>	Down Convert DWord to Byte
<u>VPMOVDW</u>	Down Convert DWord to Word
<u>VPMOVM2B</u>	Convert a Mask Register to a Vector Register
<u>VPMOVM2D</u>	Convert a Mask Register to a Vector Register
<u>VPMOVM2Q</u>	Convert a Mask Register to a Vector Register
<u>VPMOVM2W</u>	Convert a Mask Register to a Vector Register
<u>VPMOVQ2M</u>	Convert a Vector Register to a Mask
<u>VPMOVQB</u>	Down Convert QWord to Byte

<u>VPMOVQD</u>	Down Convert QWord to DWord
<u>VPMOVQW</u>	Down Convert QWord to Word
<u>VPMOVSDB</u>	Down Convert DWord to Byte
<u>VPMOVSDW</u>	Down Convert DWord to Word
<u>VPMOVSQB</u>	Down Convert QWord to Byte
<u>VPMOVSQD</u>	Down Convert QWord to DWord
<u>VPMOVSQW</u>	Down Convert QWord to Word
<u>VPMOVSWB</u>	Down Convert Word to Byte
<u>VPMOVUSDB</u>	Down Convert DWord to Byte
<u>VPMOVUSDW</u>	Down Convert DWord to Word
<u>VPMOVUSQB</u>	Down Convert QWord to Byte
<u>VPMOVUSQD</u>	Down Convert QWord to DWord
<u>VPMOVUSQW</u>	Down Convert QWord to Word
<u>VPMOVUSWB</u>	Down Convert Word to Byte
<u>VPMOVW2M</u>	Convert a Vector Register to a Mask
<u>VPMOVWB</u>	Down Convert Word to Byte
<u>VPMULTISHIFTQB</u>	Select Packed Unaligned Bytes from Quadword Sources
<u>VPROLD</u>	Bit Rotate Left
<u>VPROLQ</u>	Bit Rotate Left
<u>VPROLVD</u>	Bit Rotate Left
<u>VPROLVQ</u>	Bit Rotate Left
<u>VPRORD</u>	Bit Rotate Right
<u>VPRORQ</u>	Bit Rotate Right
<u>VPRORVD</u>	Bit Rotate Right
<u>VPRORVQ</u>	Bit Rotate Right

<u>VPSCATTERDD</u>	Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices
<u>VPSCATTERDQ</u>	Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices
<u>VPSCATTERQD</u>	Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices
<u>VPSCATTERQQ</u>	Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices
<u>VPSLLVD</u>	Variable Bit Shift Left Logical
<u>VPSLLVQ</u>	Variable Bit Shift Left Logical
<u>VPSLLVW</u>	Variable Bit Shift Left Logical
<u>VPSRAVD</u>	Variable Bit Shift Right Arithmetic
<u>VPSRAVQ</u>	Variable Bit Shift Right Arithmetic
<u>VPSRAVW</u>	Variable Bit Shift Right Arithmetic
<u>VPSRLVD</u>	Variable Bit Shift Right Logical
<u>VPSRLVQ</u>	Variable Bit Shift Right Logical
<u>VPSRLVW</u>	Variable Bit Shift Right Logical
<u>VPTERNLOGD</u>	Bitwise Ternary Logic
<u>VPTERNLOGQ</u>	Bitwise Ternary Logic
<u>VPTESTMB</u>	Logical AND and Set Mask
<u>VPTESTMD</u>	Logical AND and Set Mask
<u>VPTESTMQ</u>	Logical AND and Set Mask
<u>VPTESTMW</u>	Logical AND and Set Mask
<u>VPTESTNMB</u>	Logical NAND and Set
<u>VPTESTNMD</u>	Logical NAND and Set
<u>VPTESTNMQ</u>	Logical NAND and Set
<u>VPTESTNMW</u>	Logical NAND and Set

<u>VRANGEPD</u>	Range Restriction Calculation For Packed Pairs of Float64 Values
<u>VRANGEPS</u>	Range Restriction Calculation For Packed Pairs of Float32 Values
<u>VRANGESD</u>	Range Restriction Calculation From a pair of Scalar Float64 Values
<u>VRANGESS</u>	Range Restriction Calculation From a Pair of Scalar Float32 Values
<u>VRCP14PD</u>	Compute Approximate Reciprocals of Packed Float64 Values
<u>VRCP14PS</u>	Compute Approximate Reciprocals of Packed Float32 Values
<u>VRCP14SD</u>	Compute Approximate Reciprocal of Scalar Float64 Value
<u>VRCP14SS</u>	Compute Approximate Reciprocal of Scalar Float32 Value
<u>VREDUCEPD</u>	Perform Reduction Transformation on Packed Float64 Values
<u>VREDUCEPS</u>	Perform Reduction Transformation on Packed Float32 Values
<u>VREDUCESD</u>	Perform a Reduction Transformation on a Scalar Float64 Value
<u>VREDUCESS</u>	Perform a Reduction Transformation on a Scalar Float32 Value
<u>VRNDSCALEPD</u>	Round Packed Float64 Values To Include A Given Number Of Fraction Bits
<u>VRNDSCALEPS</u>	Round Packed Float32 Values To Include A Given Number Of Fraction Bits
<u>VRNDSCALESD</u>	Round Scalar Float64 Value To Include A Given Number Of Fraction Bits
<u>VRNDSCALESS</u>	Round Scalar Float32 Value To Include A Given Number Of Fraction Bits

<u>VRSQRT14PD</u>	Compute Approximate Reciprocals of Square Roots of Packed Float64 Values
<u>VRSQRT14PS</u>	Compute Approximate Reciprocals of Square Roots of Packed Float32 Values
<u>VRSQRT14SD</u>	Compute Approximate Reciprocal of Square Root of Scalar Float64 Value
<u>VRSQRT14SS</u>	Compute Approximate Reciprocal of Square Root of Scalar Float32 Value
<u>VSCALEFPD</u>	Scale Packed Float64 Values With Float64 Values
<u>VSCALEFPS</u>	Scale Packed Float32 Values With Float32 Values
<u>VSCALEFSD</u>	Scale Scalar Float64 Values With Float64 Values
<u>VSCALEFSS</u>	Scale Scalar Float32 Value With Float32 Value
<u>VSCATTERDPD</u>	Scatter Packed Single, Packed Double with Signed Dword and Qword Indices
<u>VSCATTERDPS</u>	Scatter Packed Single, Packed Double with Signed Dword and Qword Indices
<u>VSCATTERQPD</u>	Scatter Packed Single, Packed Double with Signed Dword and Qword Indices
<u>VSCATTERQPS</u>	Scatter Packed Single, Packed Double with Signed Dword and Qword Indices
<u>VSHUFF32x4</u>	Shuffle Packed Values at 128-bit Granularity
<u>VSHUFF64x2</u>	Shuffle Packed Values at 128-bit Granularity
<u>VSHUFI32x4</u>	Shuffle Packed Values at 128-bit Granularity
<u>VSHUFI64x2</u>	Shuffle Packed Values at 128-bit Granularity
<u>VTESTPD</u>	Packed Bit Test
<u>VTESTPS</u>	Packed Bit Test
<u>VZEROALL</u>	Zero All YMM Registers
<u>VZERoupper</u>	Zero Upper Bits of YMM Registers

<u>WAIT</u>	Wait
<u>WBINVD</u>	Write Back and Invalidate Cache
<u>WRFSBASE</u>	Write FS/GS Segment Base
<u>WRGSBASE</u>	Write FS/GS Segment Base
<u>WRMSR</u>	Write to Model Specific Register
<u>WRPKRU</u>	Write Data to User Page Key Register
<u>XABORT</u>	Transactional Abort
<u>XACQUIRE</u>	Hardware Lock Elision Prefix Hints
<u>XADD</u>	Exchange and Add
<u>XBEGIN</u>	Transactional Begin
<u>XCHG</u>	Exchange Register/Memory with Register
<u>XEND</u>	Transactional End
<u>XGETBV</u>	Get Value of Extended Control Register
<u>XLAT</u>	Table Look-up Translation
<u>XLATB</u>	Table Look-up Translation
<u>XOR</u>	Logical Exclusive OR
<u>XORPD</u>	Bitwise Logical XOR of Packed Double Precision Floating-Point Values
<u>XORPS</u>	Bitwise Logical XOR of Packed Single Precision Floating-Point Values
<u>XRELEASE</u>	Hardware Lock Elision Prefix Hints
<u>XRSTOR</u>	Restore Processor Extended States
<u>XRSTORS</u>	Restore Processor Extended States Supervisor
<u>XSAVE</u>	Save Processor Extended States
<u>XSAVEC</u>	Save Processor Extended States with Compaction
<u>XSAVEOPT</u>	Save Processor Extended States Optimized

<u>XSAVES</u>	Save Processor Extended States Supervisor
<u>XSETBV</u>	Set Extended Control Register
<u>XTEST</u>	Test If In Transactional Execution

Mnemonic	Summary
<u>INVEPT</u>	Invalidate Translations Derived from EPT
<u>INVVPID</u>	Invalidate Translations Based on VPID
<u>VMCALL</u>	Call to VM Monitor
<u>VMCLEAR</u>	Clear Virtual-Machine Control Structure
<u>VMFUNC</u>	Invoke VM function
<u>VMLAUNCH</u>	Launch/Resume Virtual Machine
<u>VMPTRLD</u>	Load Pointer to Virtual-Machine Control Structure
<u>VMPTRST</u>	Store Pointer to Virtual-Machine Control Structure
<u>VMREAD</u>	Read Field from Virtual-Machine Control Structure
<u>VMRESUME</u>	Launch/Resume Virtual Machine
<u>VMRESUME</u> (1)	Resume Virtual Machine
<u>VMWRITE</u>	Write Field to Virtual-Machine Control Structure
<u>VMXOFF</u>	Leave VMX Operation
<u>VMXON</u>	Enter VMX Operation

Mnemonic	Summary
<u>PREFETCHWT1</u>	Prefetch Vector Data Into Caches with Intent to Write and T1 Hint
<u>V4FMADDPS</u>	Packed Single-Precision Floating-Point Fused Multiply-Add (4-iterations)

<u>V4FMADDSS</u>	Scalar Single-Precision Floating-Point Fused Multiply-Add (4-iterations)
<u>V4FNMADDPS</u>	Packed Single-Precision Floating-Point Fused Multiply-Add (4-iterations)
<u>V4FNMADDSS</u>	Scalar Single-Precision Floating-Point Fused Multiply-Add (4-iterations)
<u>VEXP2PD</u>	Approximation to the Exponential 2^x of Packed Double-Precision Floating-Point Values with Less Than 2^{-23} Relative Error
<u>VEXP2PS</u>	Approximation to the Exponential 2^x of Packed Single-Precision Floating-Point Values with Less Than 2^{-23} Relative Error
<u>VGATHERPF0DPD</u>	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint
<u>VGATHERPF0DPS</u>	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint
<u>VGATHERPF0QPD</u>	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint
<u>VGATHERPF0QPS</u>	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint
<u>VGATHERPF1DPD</u>	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint
<u>VGATHERPF1DPS</u>	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint
<u>VGATHERPF1QPD</u>	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint
<u>VGATHERPF1QPS</u>	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint
<u>VP4DPWSSD</u>	Dot Product of Signed Words with Dword Accumulation (4-iterations)
<u>VP4DPWSSDS</u>	Dot Product of Signed Words with Dword Accumulation and Saturation (4-iterations)

<u>VRCP28PD</u>	Approximation to the Reciprocal of Packed Double-Precision Floating-Point Values with Less Than 2^{-28} Relative Error
<u>VRCP28PS</u>	Approximation to the Reciprocal of Packed Single-Precision Floating-Point Values with Less Than 2^{-28} Relative Error
<u>VRCP28SD</u>	Approximation to the Reciprocal of Scalar Double-Precision Floating-Point Value with Less Than 2^{-28} Relative Error
<u>VRCP28SS</u>	Approximation to the Reciprocal of Scalar Single-Precision Floating-Point Value with Less Than 2^{-28} Relative Error
<u>VRSQRT28PD</u>	Approximation to the Reciprocal Square Root of Packed Double-Precision Floating-Point Values with Less Than 2^{-28} Relative Error
<u>VRSQRT28PS</u>	Approximation to the Reciprocal Square Root of Packed Single-Precision Floating-Point Values with Less Than 2^{-28} Relative Error
<u>VRSQRT28SD</u>	Approximation to the Reciprocal Square Root of Scalar Double-Precision Floating-Point Value with Less Than 2^{-28} Relative Error
<u>VRSQRT28SS</u>	Approximation to the Reciprocal Square Root of Scalar Single-Precision Floating- Point Value with Less Than 2^{-28} Relative Error
<u>VSCATTERPF0DPD</u>	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint with Intent to Write
<u>VSCATTERPF0DPS</u>	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint with Intent to Write
<u>VSCATTERPF0QPD</u>	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint with Intent to Write
<u>VSCATTERPF0QPS</u>	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint with Intent to Write

<u>VSCATTERPF1DPD</u>	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint with Intent to Write
-----------------------	---

<u>VSCATTERPF1DPS</u>	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint with Intent to Write
-----------------------	---

<u>VSCATTERPF1QPD</u>	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint with Intent to Write
-----------------------	---

<u>VSCATTERPF1QPS</u>	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint with Intent to Write
-----------------------	---
