





mScale850 PWR




LPDDR4









JTAG Debug




mScale850 PHY






RGMII 10/100/1000 Ethernet



Power-on Strapping Pins

PHY PIN	PHY CFG	Default	Definition
RXD0	PHYADDRESS0	0	LED_ACT and RXD1-0 set the lower three bits of the physical address; the upper two bits of the physical address are set to the default, 1001.
RXD1	PHYADDRESS1	0	
LED_ACT	PHYADDRESS2	1	
RX_DV	MODE[0]	0	0000: 1000 B&X, RGMII 0001: 1000 B&X, RGMII 75; 0010: 1000 B&X, RGMII 75; 0011: 1000 B&X, RGMII 75; 0100: 1000 B&X, RGMII 75; 0101: 1000 B&X, RGMII 75; 0110: 1000 B&X, RGMII 75; 0111: 1000 B&X, RGMII 75; 1011: 1000 B&X, RGMII 75; 1110: 1000 B&X, RGMII 75; 1111: Reserved
RXD2	MODE[1]	0	
RX_CLK	MODE[2]	0	RGMII converter auto-detection: 0000: 1000 B&X, RGMII 75; 0001: 1000 B&X, RGMII 75; 0010: 1000 B&X, RGMII 75; 0011: 1000 B&X, RGMII 75; 0100: 1000 B&X, RGMII 75; 0101: 1000 B&X, RGMII 75; 0110: 1000 B&X, RGMII 75; 0111: 1000 B&X, RGMII 75;
RXD3	MODE[3]	0	
LED_LINK1000	INT_SELECT	1	0: INT ; 1: GPIO

Power-on Strapping Pins CFG (Default)



ENET_TX_CTL	ENET_TX_CTL
ENET_TXC	ENET_WOL
ENET_TD0	ENET_RINT
ENET_TD1	ENET_MDC
ENET_TD2	ENET_MDIO
ENET_TD3	ENET_TD3
ENET_RX_CTL	ENET_RX_CTL
ENET_RXC	ENET_RXC
ENET_RD0	ENET_RD0
ENET_RD1	ENET_RD1
ENET_RD2	ENET_RD2
ENET_RD3	ENET_RD3

ENET_nRST	ENET_WOL
ENET_nINT	ENET_RINT
ENET_MDC	ENET_MDC
ENET_MDIO	ENET_MDIO