

BOOT

JTAG Debug


Table 1.1 Product Lineup


Group	Package	Part Number	CPU	Security ^{*1}
RZ/V2L	21 mm BGA	R9A07G054L28GBG	2× Cortex-A55, 1× Cortex-M33	Available
		R9A07G054L18GBG	1× Cortex-A55, 1× Cortex-M33	
		R9A07G054L24GBG	2× Cortex-A55, 1× Cortex-M33	Not supported
		R9A07G054L14GBG	1× Cortex-A55, 1× Cortex-M33	
	15 mm BGA	R9A07G054L27GBG	2× Cortex-A55, 1× Cortex-M33	Available
		R9A07G054L17GBG	1× Cortex-A55, 1× Cortex-M33	
		R9A07G054L23GBG	2× Cortex-A55, 1× Cortex-M33	Not supported
		R9A07G054L13GBG	1× Cortex-A55, 1× Cortex-M33	


Note 1 The product with security function supports the following features

Group	Package	Part Number	CPU	Security *
RZ/G2L	21mm BGA	R9A07G044L28GBG	2x Cortex-A55, 1x Cortex-M33	Available
		R9A07G044L18GBG	1x Cortex-A55, 1x Cortex-M33	
		R9A07G044L24GBG	2x Cortex-A55, 1x Cortex-M33	Not supported
		R9A07G044L14GBG	1x Cortex-A55, 1x Cortex-M33	
	15mm BGA	R9A07G044L27GBG	2x Cortex-A55, 1x Cortex-M33	Available
		R9A07G044L17GBG	1x Cortex-A55, 1x Cortex-M33	
		R9A07G044L23GBG	2x Cortex-A55, 1x Cortex-M33	Not supported
		R9A07G044L13GBG	1x Cortex-A55, 1x Cortex-M33	
RZ/G2LC	13mm BGA	R9A07G044C26GBG	2x Cortex-A55, 1x Cortex-M33	Available
		R9A07G044C16GBG	1x Cortex-A55, 1x Cortex-M33	
		R9A07G044C22GBG	2x Cortex-A55, 1x Cortex-M33	Not supported
		R9A07G044C12GBG	1x Cortex-A55, 1x Cortex-M33	

Note: * The product with security function supports the following features.








Storage

eMMC5.1




SRG2LDUWB1D02GE016V1212

SolidRun		Copyright (c) 2014 SolidRun Ltd. Released under Creative Commons Attribution 3.0 Unported License All Rights Reserved	
Size	B	Title	eMMC/EEPROM
Date:	Monday, December 30, 2024	Sheet	7 of 10
Rev	1.1		

Rev. 1.0	Prototype Version
Rev. 1.1	1. Swapping between TX_CLK and TX_CTL in the Ethernet PHYs 2. Connecting ETH0 power to 3V3
Rev. 1.1.2	3. Booting from carrier except Tutus
Rev. 1.2	1. Connect the WIFI clock (PMIC_32KHz_CLK) to Pull Up 2. Move RZ_P5_1 from J7-33 to J7-13 to support M.2 Reset on the HBP 3. Move RZ_P5_0 from J7-39 to J7-15 4. Move RZ_P5_2 from J7-37 to J7-8 5. Enable power control from BtB. Adding U14 (PU/PD select) 6. Move RZ_P16_0 from J7-59 to J7-79 7. Add AUDIO_CLK to J7-59 8. Add R116 to support RTC clock from MPIO2. 8. Swapping I2C1 pins on J9: J9-51-SDA, J9-53-SCL.

SRG2LDUWB1D02GE016V12I2

		Copyright (c) 2014 SolidRun Ltd. Released under Creative Commons Attribution 3.0 Unported License All Rights Reserved	
Size A	Title HISTORY		Rev 1.0
Date: Monday, December 30, 2024		Sheet 11 of 11	