



*Innovator in Electronics*



# **SN820X Wi-Fi Network Controller Module Family**

## **Data Sheet**

**Version 1.3  
September 20, 2013**

*Note: SyChip, LLC reserves the right to make changes in specifications at any time and without notice. The information furnished in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by SyChip, LLC for its use, nor any infringements of patents or other rights of third parties resulting from its use. No license is generated under any rights of SyChip, LLC or its supporters unless specifically*

## Revision History

Revision	Date	Author	Change Description
1.3	September 20, 2013	R Willett	Created separate data sheet combining SN8200/8200 UFL and SN8205/8205 UFL

## Table of Contents

1 Introduction	6
1.1 Model SN820X Module Family	6
1.2 Model SN820X Module Features	6
1.3 Block Diagram	7
2 Mechanical Specifications	8
2.1 Module Dimensions	8
2.2 Top and Side View	8
2.2 PCB Footprint (top view)	9
2.4 Pinouts	10
3 DC Electrical Specifications	13
3.1 Typical Power Consumption	13
3.2 GPIO Interface	13
3.3 Output driving current	14
3.4 Output Voltage Levels	16
3.5 I2C Interface Characteristics	17
3.6 I2S SPI Characteristics	20
3.7 12-Bit ADC Characteristics	24
3.8 DAC Electrical Specifications	31
3.9 DC/RF Characteristics for IEEE 802.11b	34
3.10 DC/RF Characteristics for IEEE 802.11g	35
3.11 DC/RF Characteristics for IEEE 802.11n	36
4 Environmental Specifications	37
4.1 Absolute Maximum Rating	37
4.2 Recommended Operating Conditions	37
5 Regulatory Information	38
6 Technical Support Contact	39
6.1 Disclaimer	39
7 Ordering Information	41

## List of Figures

FIGURE 1.1: SN820X Block Diagram	7
FIGURE 2.1: SN820XUFL and SN820X Top and Side View	8
FIGURE 2.3: Detailed Pad Dimensions (top view)	9
FIGURE 3.1: SN8200/8200UFL I2C bus AC Waveforms and Measurement Circuit	18
FIGURE 3.2: SN8205/8205UFL I2C bus AC Waveforms and Measurement Circuit	19
FIGURE 3.3: SPI Timing Diagram - Slave Mode and CPHA = 0, SN8200/8200UFL and SN8205/8205UFL	23
FIGURE 3.4: SPI Timing Diagram - Slave Mode and CPHA = 1(1)SPI Timing Diagram - Slave Mode and CPHA = 0, SN8200/8200UFL and SN8205/8205UFL	23
FIGURE 3.5: SPI Timing Diagram - Master Mode SN8200/8200UFL and SN8205/8205UFL	24
FIGURE 3.6: ADC Accuracy Characteristics, SN8200/8200UFL	27
FIGURE 3.7: ADC Accuracy Characteristics, SN8205/8205UFL	30
FIGURE 3.8: Typical Connection Diagram Using the ADC, SN8205/8205UFL	30

## List of Tables

Table 1.1: SN820X WiFi Network Controller Module Family	6
Table 2.1: Module Dimensions	8
Table 2.2: Pinouts	10
Table 2.3: Signal Pinouts for SN820X/820XUFL	12
Table 3.1: SN8200 Typical Power Consumption	13
Table 3.2: Digital I/O Characteristics SN8200/SN8200UFL	13
Table 3.3: Digital I/O Characteristics, SN8205/8205UFL	14
Table 3.4: Voltage Characteristics, SN820X	15
Table 3.5: Current Characteristics, SN8200/8200UFL	15
Table 3.6: Current Characteristics, SN8205/8205UFL	15
Table 3.7: Output Voltage Characteristics, SN8200/SN8200UFL	16
Table 3.8: Output Voltage Characteristics, SN8205/SN8205UFL	16
Table 3.9: I2C Characteristics SN8200/8200UFL	17
Table 3.10: I2C Characteristics SN8205/8205UFL	18
Table 3.11: Digital I/O Characteristics, SN8205X	19
Table 3.12: SCL Frequency (fPCLK1= 36 MHz.,VDD = 3.3 V)(1)(2) SN8200/8200UFL	20
Table 3.13: SCL Frequency (fPCLK1= 30 MHz.,VDD = 3.3 V)(1)(2) SN8205/8205UFL	20
Table 3.14: SPI Characteristics SN8200/8200UFL	20
Table 3.15: SPI Characteristics SN8205/8205UFL	22
Table 3.16: ADC Characteristics, SN8200/8200UFL	24
Table 3.17: RAIN max for fADC = 14 MHz(1), SN8200/8200UFL	26
Table 3.18: ADC accuracy, SN8200/8200UFL - limited test conditions(1)(2)	26
Table 3.19: ADC Accuracy (1) (2) (3), SN8200/8200UFL	27
Table 3.20: ADC Characteristics, SN8205/8205UFL	28
Table 3.21: ADC Accuracy, SN8205/8205UFL	29
Table 3.22: DAC Characteristics, SN8200/8200UFL	31
Table 3.23: DAC Characteristic, SN8205/8205UFL	33
Table 3.24: RF Characteristics for IEEE 802.11b	34
Table 3.25: RF Characteristics for IEEE 802.11g	35
Table 3.26: RF Characteristics for IEEE 802.11n	36
Table 4.1: Absolute Maximum Rating	37
Table 4.2: Recommended Operating Conditions	37
Table 7.1: SN8200/8200UFL Ordering Information	41
Table 7.2: SN8205/8205UFL Ordering Information	41

**SN820X Family****Wi-Fi Network  
Controller Module****1 Introduction****1.1 Model SN820X Module Family**

The SN820X Module Family is a portfolio of low power, self-contained, embedded wireless module solutions that address the connectivity demands of M2M applications. These products integrate a micro-controller, a Wi-Fi BB/MAC/RF IC, an RF front end and two clocks into small form factor modules. The module family includes 3 different micro-controller options as shown below. The modules can also be purchased with either a standard on-board chip antenna or a U.FL connector where remote antenna flexibility is required.

**Table 1.1: SN820X WiFi Network Controller Module Family**

Model #	P/N	Built-in STM	RAM Size	Flash Size
SN8200	88-00151-00	ARM Cortex M3	96KB	768KB
SN8200UFL	88-00151-02	ARM Cortex M3	96KB	768KB
SN8205	88-00158-00	ARM Cortex M3	128KB	1024KB
SN8205UFL	88-00158-02	ARM Cortex M3	128KB	1024KB

**1.2 Model SN820X Module Features**

- 2.4 GHz IEEE 802.11 b/g/n radio technology
- 30.5 × 19.4 × 2.8 mm
- On-board antenna or U.FL connector options
- Transmitter power: +18 dBm
- Receiver sensitivity: -96 dBm
- MCU: ARM Cortex-M3
- Serial Interface Options: UART, SPI
- Peripheral Interface Options: ADC, DAC, I2C, I2S, GPIO
- Operating temperature range: -30 °C to +85 °C
- RoHS2 compliant
- MSL Level 3
- FCC/IC certified and CE compliant
- Compatible with Broadcom WICED™ SDK

### 1.3 Block Diagram




FIGURE 1.1: SN820X Block Diagram


## 2 Mechanical Specifications

### 2.1 Module Dimensions


Table 2.1: Module Dimensions

Parameter	Typical	Units
Dimensions (LxWxH)	30.5 x 19.4 x 2.8	mm
Dimension tolerances (LxWxH)	±0.2	mm

### 2.2 Top and Side View



**SN820XUFL Top and Side View**



**SN820X Top and Side View**

FIGURE 2.1: SN820XUFL and SN820X Top and Side View



## 2.2 PCB Footprint (top view)




FIGURE 2.3: Detailed Pad Dimensions (top view)

## 2.4 Pinouts

**Table 2.2: Pinouts**

Pin #	Pin Name	I/O	Description
1	GND	-	Ground
2	OSC32_IN	I/O	Optional precision 32.768 KHz slow clock input. No connect if not used
3	OSC32_OUT	I/O	No connect
4	WIFI_VDD_EN	I/O	No connect
5	ADC3	I/O	General purpose I/O or ADC3
6	ADC4	I/O	General purpose I/O or ADC4
7	ADC5	I/O	General purpose I/O or ADC5
8	VDD	PI	DC supply for MCU and I/O
9	ADC6	I/O	General purpose I/O or ADC6
10	DAC2	I/O	General purpose I/O or DAC2
11	DAC1	I/O	General purpose I/O or DAC1
12	ADC1	I/O	General purpose I/O or ADC1
13	Reserved	-	No connect
14	Reserved	-	No connect
15	GND	-	Ground
16	GND	-	Ground
17	GND	-	Ground
18	GND	-	Ground
19	GND	-	Ground
20	GND	-	Ground
21	GND	-	Ground
22	GND	-	Ground
23	GND	-	Ground
24	GND	-	Ground
25	GND	-	Ground
26	VDD_WIFI_IN	PI	Wi-Fi power supply
27	Reserved	-	No connect
28	Reserved	-	No connect
29	Reserved	-	No connect
30	WIFI_SLEEP_CLK_IN	I	Optional precision 32.768 kHz Wi-Fi sleep clock input. Tie to GND if not used
31	GND	-	Ground
32	UART_TX	I/O	General purpose I/O or UART_TX
33	UART_RX	I/O	General purpose I/O or UART_RX
34	UART_CTS	I/O	General purpose I/O or UART_CTS
35	UART_RTS	I/O	General purpose I/O or UART_RTS
36	JTMS	I/O	General purpose I/O or JTMS
37	JTDI/SPI_NSS	I/O	General purpose I/O or JTDI or SPI_NSS

**Table 2.2: Pinouts (Continued)**

Pin #	Pin Name	I/O	Description
38	JTCK	I/O	General purpose I/O or JTCK
39	Ground	-	Ground
40	JTDO/SPI_SCK	I/O	General purpose I/O or JTDO or SPI_SCK
41	JTRST/SPI_MISO	I/O	General purpose I/O or JTRST or SPI_MISO
42	SPI_MOSI	I/O	General purpose I/O or SPI_MOSI
43	I2C_SCL	I/O	General purpose I/O or I2C_SCL
44	I2C_SDA	I/O	General purpose I/O or I2C_SDA
45	BOOT	-	Normal operation if connected to ground at power up.
46	ADC2	I/O	General purpose I/O or ADC2
47	MICRO_RST_N	I	Module reset
48	VBAT	PI	Power supply for backup circuitry when VDD is not present
49	GND	-	Ground
50	GND	-	Ground
51	GND	-	Ground
52	GND	-	Ground
53	GND	-	Ground
54	GND	-	Ground
55	GND	-	Ground
56	GND	-	Ground
57	GND	-	Ground
58	GND	-	Ground
59	GND	-	Ground
60	GND	-	Ground
61	Reserved	-	No connect
62	GND	-	Ground

**Table 2.3: Signal Pinouts for SN820X/820XUFL**

Pin	Pin name	STM32F103RF pin
5	ADC3	PA0/WKUP/ADC123_0/USART2_CTS TIM2_CH1_ETR/ TIM5_CH1 / TIM8_ETR
6	ADC4	PA1/ADC123_1/USART2_RTS TIM2_CH2 / TIM5_CH2
7	ADC5	PA2/ADC123_2/USART2_TX TIM2_CH3 / TIM5_CH3 / TIM9_CH1
9	ADC6	PA3/ADC123_3/USART2_RX TIM2_CH4 / TIM5_CH4 / TIM9_CH2
10	DAC2	PA4/ADC12_4/DAC1/USART2_CK/SPI1_NSS
11	DAC1	PA5/ADC12_5/DAC2/SPI1_SCK
12	ADC1	PA7/ADC12_7/SPI1_MOSI
32	UART_TX	PA9/UART1_TX
33	UART_RX	PA10/UART1_RX
34	UART_CTS	PA11/UART1_CTS/USB2_DM/CAN_RX
35	UART_RTS	PA12/UART1_RTS/USB2_DP/CAN_TX
36	JTMS	PA13/JTMS/SWIO
37	JTDI/SPI_NSS	PA15/JTDI/SPI3_NSS/I2S3_WS
38	JTCK	PA14/JTCK/SWCLK
40	JTDO/SPI_SCK	PB3/JTDO/SPI3_SCK/I2S3_CK
41	JTRST/SPI_MISO	PB4/JTRST/SPI3_MISO
42	SPI_MOSI	PB5/I2C1_SMBA/SPI3_MOSI/ I2S3_SD
43	I2C_SCL	PB6/I2C1_SCL TIM4_CH1
44	I2C_SDA	PB7/I2C1_SDA TIM4_CH2
46	ADC2	PA6/ADC12_6/SPI1_MISO

## 3 DC Electrical Specifications

### 3.1 Typical Power Consumption

Table 3.1: SN8200 Typical Power Consumption

Item		Condition	Values			Units
			Min	Typ	Max	
11b	Receive mode	11 Mbps		110		mA
	Transmit mode (18 dBm/ 100% Duty Cycle)			370		mA
11g	Receive mode	54 Mbps		110		mA
	Transmitmode (14.5 dBm/ 100 % Duty Cycle)			290		mA
11n	Receive mode	MCS7		110		mA
	Transmit mode (13.5 dBm/ 100% Duty Cycle)			280		mA
Standby Mode with IEEE802.11 Power Save		DTIM 1, Telnet session established and idling		3.15		mA
Standby Mode with IEEE802.11 Power Save		DTIM 3, Telnet session established and idling		1.28		mA

### 3.2 GPIO Interface

The general purpose I/O (GPIO) pins available on the SN820X will connect to various external devices. GPIOs are configured as input floating by default. Subsequently, they can be programmed to be either input or output pins via the GPIO control register. They can also be programmed to have internal pull-up or pull-down resistors.

The MICRO\_RST\_N pin is connected to a permanent pull-up resistor,  $R_{PU}$ .

Table 3.2: Digital I/O Characteristics SN8200/SN8200UFL

	SYM	min.	typ.	max.	unit
Input Low Voltage <sup>1</sup>	V <sub>IL</sub>	-0.3		0.28 (V <sub>DD</sub> -2) +0.8	V
Input High Voltage <sup>1</sup>	V <sub>IH</sub>	0.41 (V <sub>DD</sub> -2) +1.3		V <sub>DD</sub> +0.3	V
Input Low Voltage <sup>2</sup>	V <sub>IL</sub>	-0.3		0.32 (V <sub>DD</sub> 2) +0.75	V
Input High Voltage <sup>2</sup>	V <sub>IH</sub>	0.42 (V <sub>DD</sub> -2) +1		V <sub>DD</sub> +0.5	V
Input Low Voltage (MICRO_RST_N)	V <sub>IL</sub>	-0.5		0.8	V
Input High Voltage (MICRO_RST_N)	V <sub>IH</sub>	2		V <sub>DD</sub> + 0.5	V
Output Low Voltage	V <sub>OL</sub>			0.4	V
Output High Voltage	V <sub>OH</sub>	V <sub>DD</sub> - 0.4			V
Weak Pull-up Equivalent Resistor	R <sub>PU</sub>	30	40	50	kΩ
Weak Pull-down Equivalent resistor	R <sub>PD</sub>	30	40	50	kΩ

#### Notes for Table 4

1 - for pins 5, 6, 7, 9, 10, 11, 12, 42, 46

2 - for pins 32 - 38, 40, 41, 43, 44

**Table 3.3: Digital I/O Characteristics, SN8205/8205UFL**

	SYM	min.	typ.	max.	unit
Input Low Voltage <sup>1</sup>	V <sub>IL</sub>	-0.3		0.3 V <sub>DD</sub>	V
Input High Voltage <sup>1</sup>	V <sub>IH</sub>	0.7 V <sub>DD</sub>		3.6	V
Input Low Voltage <sup>2</sup>	V <sub>IL</sub>	-0.3		0.3 V <sub>DD</sub>	V
Input High Voltage <sup>2</sup>	V <sub>IH</sub>	0.7		3.6	V
Input Low Voltage (MICRO_RST_N)	V <sub>IL</sub>	-0.5		0.8	V
Input High Voltage (MICRO_RST_N)	V <sub>IH</sub>	2		V <sub>DD</sub> + 0.5	V
Output Low Voltage	V <sub>OL</sub>			0.4	V
Output High Voltage	V <sub>OH</sub>	V <sub>DD</sub> - 0.4			V
Weak Pull-up Equivalent Resistor	R <sub>PU</sub>	30/8*	40/11*	50/15*	kΩ
Weak Pull-down Equivalent resistor	R <sub>PD</sub>	30/8*	40/11*	50/15*	kΩ

1 - for pins 5, 6, 7, 9, 10, 11, 12, 42, 46

2 - for pins 32-38, 40, 41, 43, 44

(\*) - Pin 33

### 3.3 Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ±8 mA, and sink or source up to ±20 mA (with a relaxed V<sub>OL</sub>/V<sub>OH</sub>) except PC13, PC14 and PC15 which can sink or source up to ±3mA. When using the PC13 to PC15 GPIOs in output mode, the speed should not exceed 2 MHz with a maximum load of 30 pF.

- In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Table 5.
- The sum of the currents sourced by all the I/Os on V<sub>DD</sub>, plus the maximum Run consumption of the MCU sourced on V<sub>DD</sub>, cannot exceed the absolute maximum rating IV<sub>DD</sub> (see Tables 6 and 7).

The sum of the currents sunk by all the I/Os on V<sub>SS</sub> plus the maximum Run consumption of the MCU sunk on V<sub>SS</sub> cannot exceed the absolute maximum rating IV<sub>SS</sub> (see Tables 6 and 7).

**Table 3.4: Voltage Characteristics, SN820X**

Symbol	Ratings	Min	Max	U
$V_{DD}-V_{SS}$	External main supply voltage (including $V_{DDA}$ , $V_{DD}$ ) <sup>(1)</sup>	-0.3	4.0	V
$V_{IN}$	Input voltage on five-volt tolerant pin <sup>(2)</sup>	$V_{SS}-0.3$	$V_{DD}+4$	
	Input voltage on any other pin	$V_{SS}-0.3$	4.0	
$ \Delta V_{DDx} $	Variations between different $V_{DD}$ power pins	-	50	mV
$ V_{SSx} - V_{SS} $	Variations between all the different ground pins	-	50	
$V_{ESD(HBM)}$	Electrostatic discharge voltage (human body model)		2000	V

1. All main power ( $V_{DD}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.
2.  $V_{IN}$  maximum value must always be respected.

**Table 3.5: Current Characteristics, SN8200/8200UFL**

Symbol	Ratings	Max.	Uni
$I_{VDD}$	Total current into $V_{DD}/V_{DDA}$ power lines (source) <sup>(1)</sup>	150	mA
$I_{VSS}$	Total current out of $V_{SS}$ ground lines (sink) <sup>(1)</sup>	150	
$I_{IO}$	Output current sunk by any I/O and control pin	25	
	Output current source by any I/Os and control pin	-25	
$I_{INJ(PIN)}^{(2)}$	Injected current on five volt tolerant pins <sup>(3)</sup>	-5/+0	
	Injected current on any other pin <sup>(4)</sup>	$\pm 5$	
$\Sigma I_{INJ(PIN)}$	Total injected current (sum of all I/O and control pins) <sup>(5)</sup>	$\pm 25$	

**Table 3.6: Current Characteristics, SN8205/8205UFL**

Symbol	Ratings	Max.	Unit
$I_{VDD}$	Total current into $V_{DD}$ power lines (source) <sup>(1)</sup>	1	mA
$I_{VSS}$	Total current out of $V_{SS}$ ground lines (sink) <sup>(1)</sup>	1	
$I_{IO}$	Output current sunk by any I/O and control pin	25	
	Output current source by any I/Os and control pin	25	
$I_{INJ(PIN)}^{(2)}$	Injected current on five-volt tolerant I/O <sup>(3)</sup>	-5/+0	
	Injected current on any other pin <sup>(4)</sup>	$\pm 5$	
$\Sigma I_{INJ(PIN)}^{(4)}$	Total injected current (sum of all I/O and control pins) <sup>(5)</sup>	$\pm 25$	

1. All main power ( $V_{DD}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.
2. Negative injection disturbs the analog performance of the device.
3. Positive injection is not possible on these I/Os. A negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded.

4. A positive injection is induced by  $V_{IN} > V_{DD}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded.
5. When several inputs are submitted to a current injection, the maximum  $\Sigma I_{INJ(PIN)}$  is the absolute sum of the positive and negative injected currents (instantaneous values)

### 3.4 Output Voltage Levels

Unless otherwise specified, the parameters given in Table 9 are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions. All I/Os are CMOS and TTL compliant.

**Table 3.7: Output Voltage Characteristics, SN8200/SN8200UFL**

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{OL}^{(1)}$	Output low level voltage for an I/O pin when 8 pins are sunk at same time	TTL port <sup>(3)</sup> $I_{IO} = +8 \text{ mA}$ $2.7 \text{ V} < V_{DD} < 3.6 \text{ V}$	-	0.4	V
$V_{OH}^{(2)}$	Output high level voltage for an I/O pin when 8 pins are sourced at same time		$V_{DD}-0.4$		
$V_{OL}^{(1)}$	Output low level voltage for an I/O pin when 8 pins are sunk at same time	CMOS port <sup>(3)</sup> $I_{IO} = +8 \text{ mA}$ $2.7 \text{ V} < V_{DD} < 3.6 \text{ V}$	-		V
$V_{OH}^{(2)}$	Output high level voltage for an I/O pin when 8 pins are sourced at same time		2.4		
$V_{OL}^{(1)(4)}$	Output low level voltage for an I/O pin when 8 pins are sunk at same time	$I_{IO} = +20 \text{ mA}$ $2.7 \text{ V} < V_{DD} < 3.6 \text{ V}$	-		V
$V_{OL}^{(2)(4)}$	Output high level voltage for an I/O pin when 8 pins are sourced at same time		$V_{DD}-1.3$		
$V_{OL}^{(1)(4)}$	Output low level voltage for an I/O pin when 8 pins are sunk at same time	$I_{IO} = +6 \text{ mA}$ $2 \text{ V} < V_{DD} < 2.7 \text{ V}$			V
$V_{OL}^{(2)(4)}$	Output high level voltage for an I/O pin when 8 pins are sourced at same time		$V_{DD}-0.4$		

1. The IIO current sunk by the device must always respect the absolute maximum rating specified in Table 9 and the sum of IIO (I/O ports and control pins) must not exceed IVSS.
2. The IIO current sourced by the device must always respect the absolute maximum rating specified in Table 9 and the sum of IIO (I/O ports and control pins) must not exceed IVDD.
3. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.
4. Based on characterization data, not tested in production.

**Table 3.8: Output Voltage Characteristics, SN8205/SN8205UFL**

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{OL}^{(2)}$	Output low level voltage for an I/O pin when 8 pins are sunk at same time	CMOS port <sup>(3)</sup> $I_{IO} = +8 \text{ mA}$ $2.7 \text{ V} < V_{DD} < 3.6 \text{ V}$	-	0.4	V
$V_{OH}^{(3)}$	Output high level voltage for an I/O pin when 8 pins are sourced at same time		$V_{DD}-0.4$		
$V_{OL}^{(2)}$	Output low level voltage for an I/O pin when 8 pins are sunk at same time	TTL port <sup>(3)</sup> $I_{IO} = +8 \text{ mA}$ $2.7 \text{ V} < V_{DD} < 3.6 \text{ V}$	-	0.4	V
$V_{OH}^{(3)}$	Output high level voltage for an I/O pin when 8 pins are sourced at same time		2.4		
$V_{OL}^{(2)(4)}$	Output low level voltage for an I/O pin when 8 pins are sunk at same time	$I_{IO} = +20 \text{ mA}$ $2.7 \text{ V} < V_{DD} < 3.6 \text{ V}$	-	1.3	V
$V_{OL}^{(3)(4)}$	Output high level voltage for an I/O pin when 8 pins are sourced at same time		$V_{DD}-1.3$		



Table 3.8: Output Voltage Characteristics, SN8205/SN8205UFL (Continued)

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{OL}^{(2)(4)}$	Output low level voltage for an I/O pin when 8 pins are sunk at same time	$I_{O} = +6 \text{ mA}$ $2 \text{ V} < V_{DD} < 2.7 \text{ V}$		0.4	V
$V_{OL}^{(3)(4)}$	Output high level voltage for an I/O pin when 8 pins are sourced at same time		$V_{DD} - 0.4$		

- PC13, PC14, PC15 and PI8 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 and PI8 in output mode is limited: the speed should not exceed 2 MHz with a maximum load of 30 pF and these I/Os must not be used as a current source (e.g. to drive an LED).
- The IIO current sunk by the device must always respect the absolute maximum rating specified in Table 10 and the sum of IIO (I/O ports and control pins) must not exceed IVSS.
- The IIO current sourced by the device must always respect the absolute maximum rating specified in Table 10 and the sum of IIO (I/O ports and control pins) must not exceed IVDD.
- Based on characterization data, not tested in production.

### 3.5 I<sup>2</sup>C Interface Characteristics

Unless otherwise specified, the parameters given below are derived from tests performed under ambient temperature, fPCLK1 frequency and VDD supply voltage conditions. The SN8200/8200UFL and SN8205/8205UFL performance line I<sup>2</sup>C interface meets the requirements of the standard I<sup>2</sup>C communication protocol with the following restrictions: the I/O pins to which SDA and SCL are mapped are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and VDD is disabled, but is still present. The I<sup>2</sup>C characteristics are described in Table 11 and 12.

Table 3.9: I<sup>2</sup>C Characteristics SN8200/8200UFL

Symbol	Parameter	Standard mode		Fast mode I <sup>2</sup> C <sup>(1)</sup>		Unit
		M	Max	Min	Max	
$t_{w(SCLL)}$	SCL clock low time	4	-	1	-	$\mu\text{s}$
$t_{w(SCLH)}$	SCL clock high time	4.0	-	0	-	
$t_{su(SDA)}$	SDA setup time	250	-	100	-	ns
$t_{h(SDA)}$	SDA data hold time	0	-	0(4)	900(3)	
$t_{r(SDA)}$ $t_{r(SCL)}$	SDA and SCL rise time	-	1000	20 +	300	
$t_{f(SDA)}$ $t_{f(SCL)}$	SDA and SCL fall time	-	300	-	3	
$t_{h(STA)}$	Start condition hold time	4.0	-	0.6	-	$\mu\text{s}$
$t_{su(STA)}$	Repeated Start condition setup time	4	-	0	-	
$t_{su(STO)}$	Stop condition setup time	4.0	-	0.6	-	$\mu\text{s}$
$t_{w(STO:STA)}$	Stop to Start condition time (bus free)	4	-	1	-	$\mu\text{s}$
$C_b$	Capacitive load for each bus line	-	400	-	4	pF


- Guaranteed by design, not tested in production.
- fPCLK1 must be at least 2 MHz to achieve standard mode I<sup>2</sup>C frequencies. It must be at least 4 MHz to achieve the fast mode I<sup>2</sup>C frequencies and it must be a multiple of 10 MHz in order to reach the I<sup>2</sup>C fast mode maximum clock speed of 400 kHz.

3. The maximum hold time of the Start condition has only to be met if the interface does not stretch the low period of SCL signal.
4. The device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.

**Table 3.10: I<sup>2</sup>C Characteristics SN8205/8205UFL**

Symbol	Parameter	Standard mode		Fast mode I <sup>2</sup> C(1)		Unit
		M	Max	Min	Max	
tw(SCLL)	SCL clock low time	4	-	1	-	μs
tw(SCLH)	SCL clock high time	4.0	-	0	-	
tsu(SDA)	SDA setup time	250	-	100	-	ns
th(SDA)	SDA data hold time	0	-	0	900(3)	
tr(SDA) tr(SCL)	SDA and SCL rise time	-	1000	20 +	3	
tf(SDA) tf(SCL)	SDA and SCL fall time	-	3	-	3	
th(STA)	Start condition hold time	4.0	-	0.6	-	μs
tsu(STA)	Repeated Start condition setup time	4	-	0	-	
tsu(STO)	Stop condition setup time	4.0	-	0.6	-	μs
tw(STO:STA)	Stop to Start condition time (bus free)	4	-	1	-	μs
Cb	Capacitive load for each bus line	-	400	-	4	pF

1. Guaranteed by design, not tested in production.
2. f<sub>PCLK1</sub> must be at least 2 MHz to achieve standard mode I<sup>2</sup>C frequencies. It must be at least 4 MHz to achieve fast mode I<sup>2</sup>C frequencies, and a multiple of 10 MHz to reach the 400 kHz maximum I<sup>2</sup>C fast mode clock.
3. The maximum Data hold time has only to be met if the interface does not stretch the low period of the SCL signal.



**FIGURE 3.1: SN8200/8200UFL I<sup>2</sup>C bus AC Waveforms and Measurement Circuit**




FIGURE 3.2: SN8205/8205UFL I²C bus AC Waveforms and Measurement Circuit

**Table 3.11: Digital I/O Characteristics, SN8205X**

	SYM	min.	typ.	max.	unit
Input Low Voltage <sup>1</sup>	V <sub>IL</sub>	-0.3		0.3 V <sub>DD</sub>	V
Input High Voltage <sup>1</sup>	V <sub>IH</sub>	0.7 V <sub>DD</sub>		3.6	V
Input Low Voltage <sup>2</sup>	V <sub>IL</sub>	-0.3		0.3 V <sub>DD</sub>	V
Input High Voltage <sup>2</sup>	V <sub>IH</sub>	0.7		3.6	V
Input Low Voltage (MICRO_RST_N)	V <sub>IL</sub>	-0.5		0.8	V
Input High Voltage (MICRO_RST_N)	V <sub>IH</sub>	2		V <sub>DD</sub> + 0.5	V
Output Low Voltage	V <sub>OL</sub>			0.4	V
Output High Voltage	V <sub>OH</sub>	V <sub>DD</sub> - 0.4			V
Weak Pull-up Equivalent Resistor	R <sub>PU</sub>	30/8*	40/11*	50/15*	kΩ
Weak Pull-down Equivalent resistor	R <sub>PD</sub>	30/8*	40/11*	50/15*	kΩ

1 - for pins 5, 6, 7, 9, 10, 11, 12, 42, 46

2 - for pins 32 - 38, 40, 41, 43, 44

(\*) - Pin 33

**Table 3.12: SCL Frequency ( $f_{PCLK1} = 36 \text{ MHz}$ ,  $V_{DD} = 3.3 \text{ V}$ )<sup>(1)(2)</sup> SN8200/8200UFL**

f <sub>SCL</sub> (kHz)	I2C_CCR value
	R <sub>P</sub> = 4.7 kΩ
400	0x801E
300	0x8028
200	0x803C
100	0x00B4
5	0x01
2	0x03

1. R<sub>P</sub> = External pull-up resistance, f<sub>SCL</sub> = I2C speed.
2. For speeds around 200 kHz, the tolerance on the achieved speed is of  $\pm 5\%$ . For other speed ranges, the tolerance on the achieved speed is  $\pm 2\%$ . These variations depend on the accuracy of the external components used to design the application.

**Table 3.13: SCL Frequency ( $f_{PCLK1} = 30 \text{ MHz}$ ,  $V_{DD} = 3.3 \text{ V}$ )<sup>(1)(2)</sup> SN8205/8205UFL**

f <sub>SCL</sub> (kHz)	I2C_CCR value
	R <sub>P</sub> = 4.7 kΩ
400	0x801E
300	0x8028
200	0x803C
100	0x00B4
5	0x01
2	0x03

1. R<sub>P</sub> = External pull-up resistance, f<sub>SCL</sub> = I2C speed.
2. For speeds around 200 kHz, the tolerance on the achieved speed is of  $\pm 5\%$ . For other speed ranges, the tolerance on the achieved speed is  $\pm 2\%$ . These variations depend on the accuracy of the external components used to design the application.

### 3.6 I<sup>2</sup>S SPI Characteristics

Unless otherwise specified, the parameters given below for I2S are derived from tests performed under ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions.

**Table 3.14: SPI Characteristics SN8200/8200UFL**

Symbol	Parameter	Conditions	Min	Ma	Uni
f <sub>SCK</sub> 1/t <sub>Q(SCK)</sub>	SPI clock frequency	Master mode	-	18	MHz
		Slave mode	-	18	
t <sub>r(SCK)</sub> t <sub>f(SCK)</sub>	SPI clock rise and fall time	Capacitive load: C = 30 pF	-	8	ns
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	30	70	%

**Table 3.14: SPI Characteristics SN8200/8200UFL**

$t_{su(NSS)}^{(1)}$	NSS setup time	Slave mode	$4t_{PCLK}$	-	ns
$t_{h(NSS)}^{(1)}$	NSS hold time	Slave mode	$2t_{PCLK}$	-	
$t_{w(SCKH)}^{(1)}$ $t_{w(SCKL)}^{(1)}$	SCK high and low time	Master mode, $f_{PCLK}=36\text{MHz}$ , presc = 4	50	60	
$t_{su(MI)}^{(1)}$	Data input setup time	Master mode	5	-	
$t_{su(SI)}^{(2)}$		Slave mode	5	-	
$t_{h(MI)}^{(1)}$	Data input hold time	Master mode	5	-	
$t_{h(SI)}^{(1)}$		Slave mode	4	-	
$t_{a(SO)}^{(1)(3)}$	Data output access	Slave mode, $f_{PCLK} = 20 \text{ MHz}$	0	$3t_{PCLK}$	
$t_{dis(SO)}^{(1)(2)}$	Data output disable	Slave mode	2	10	
$t_{v(SO)}^{(1)}$	Data output valid time	Slave mode (after enable edge)	-	25	
$t_{v(MO)}^{(1)}$	Data output valid time	Master mode (after enable edge)	-	5	
$t_{h(SO)}^{(1)}$	Data output hold time	Slave mode (after enable edge)	15	-	
$t_{h(MO)}^{(1)}$		Master mode (after enable edge)	2	-	


1. Based on characterization, not tested in production.
2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.

**Table 3.15: SPI Characteristics SN8205/8205UFL**

Symbol	Parameter	Conditions	Min	Max	Unit
$f_{SCK}$ $1/t_{c(SCK)}$	SPI clock frequency	SPI1 master/slave mode	-	30	MHz
		SPI2/SPI3 master/slave mode	-	15	
$t_{r(SCL)}$ $t_{f(SCL)}$	SPI clock rise and fall time	Capacitive load: $C = 30 \text{ pF}$ , $f_{PCLK} = 30 \text{ MHz}$	-	8	ns
$DuCy(SCK)$	SPI slave input clock duty cycle	Slave mode	30	70	%
$t_{su(NSS)}^{(1)}$	NSS setup time	Slave mode	$4t_{PCLK}$	-	ns
$t_{h(NSS)}^{(1)}$	NSS hold time	Slave mode	$2t_{PCLK}$	-	
$t_{w(SCLH)}^{(1)}$	SCK high and low time	Master mode, $f_{PCLK}=3\text{-} \text{MHz}$ presc = 2	$t_{PCLK}-3$	$t_{PCLK}+3$	
$t_{su(MI)}^{(1)}$		Master mode	5	-	
	Data input setup time	Slave mode	5	-	
$t_{h(MI)}^{(1)}$		Master mode	5	-	
	Data input hold time	Slave mode	4	-	
$t_{a(SO)}^{(1)(2)}$		Slave mode, $f_{PCLK} = 30 \text{ MHz}$	0	$3t_{PCLK}$	
$t_{dis(SO)}^{(1)(3)}$	Data output disable time	Slave mode	2	10	
$t_{v(SO)}^{(1)}$	Data output valid time	Slave mode (after enable edge)	-	25	
$t_{v(MO)}^{(1)}$	Data output valid time	Master mode (after enable edge)	-	5	
$t_{h(SO)}^{(1)}$	Data output hold time	Slave mode (after enable edge)	15	-	
$t_{(MO)}^{(1)}$		Master mode (after enable edge)	2	-	


1. Based on characterization, not tested in production.
2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z





ai14134


FIGURE 3.3: SPI Timing Diagram - Slave Mode and CPHA = 0, SN8200/8200UFL and SN8205/8205UFL



ai14135

FIGURE 3.4: SPI Timing Diagram - Slave Mode and CPHA = 1<sup>(1)</sup> SPI Timing Diagram - Slave Mode and CPHA = 0, SN8200/8200UFL and SN8205/8205UFL

1. Measurement points are done at CMOS levels: 0.3V<sub>DD</sub> and 0.7 V<sub>DD</sub>.



ai14136

FIGURE 3.5: SPI Timing Diagram - Master Mode SN8200/8200UFL and SN8205/8205UFL  
Measurement points are done at CMOS levels: 0.3V<sub>DD</sub> and 0.7V<sub>DD</sub>.

### 3.7 12-Bit ADC Characteristics

Unless otherwise specified, the parameters given below are preliminary values derived from tests performed under ambient temperature, fPCLK2 frequency and VDDA supply voltage conditions.

NOTE: It is recommended to perform a calibration after each power-up.

Table 3.16: ADC Characteristics, SN8200/8200UFL

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>DDA</sub>	Power supply		2.4	-	3.6	V
V <sub>REF+</sub>	Positive reference voltage		2.4	-	V <sub>DDA</sub>	V
I <sub>VREF</sub>	Current on the VREF input pin		-	160	220 <sup>(1)</sup>	μA
f <sub>ADC</sub>	ADC clock frequency		0.6	-	14	MHz
f <sub>S</sub> <sup>(2)</sup>	Sampling rate		0.05	-	1	MHz
f <sub>TRIG</sub> <sup>(2)</sup>	External trigger frequency	f <sub>ADC</sub> = 14 MHz	-	-	823	kHz
			-	-	17	1/f <sub>ADC</sub>
V <sub>AIN</sub>	Conversion voltage range(3)	0 (V <sub>SSA</sub> or V <sub>REF-</sub> tied to ground)	-	-	V <sub>REF+</sub>	V



**Table 3.16: ADC Characteristics, SN8200/8200UFL**

$R_{AIN}^{(2)}$	External input impedance	See Equation 1 for details	-	-	50	k $\Omega$
$R_{ADC}^{(2)}$	Sampling switch resistance		-	-	1	k $\Omega$
$C_{ADC}^{(2)}$	Internal sample and hold capacitor		-	-	8	pF
$t_{CAL}$	Calibration time	$f_{ADC} = 14 \text{ MHz}$	5.9			$\mu\text{s}$
			83			$1/f_{ADC}$
$t_{lat}^{(2)}$	Injection trigger conversion latency	$f_{ADC} = 14 \text{ MHz}$	-	-	0.214	$\mu\text{s}$
			-	-	3(4)	$1/f_{ADC}$
$t_{latr}^{(2)}$	Regular trigger conversion latency	$f_{ADC} = 14 \text{ MHz}$	-	-	0.143	$\mu\text{s}$
			-	-	2(4)	$1/f_{ADC}$
$t_S^{(2)}$	Sampling time	$f_{ADC} = 14 \text{ MHz}$	0.107	-	17.1	$\mu\text{s}$
			1.5	-	239.5	$1/f_{ADC}$
$t_{STAB}^{(2)}$	Power-up time		0	0	1	$\mu\text{s}$
$t_{CONV}^{(2)}$	Total conversion time (including sampling time)	$f_{ADC} = 14 \text{ MHz}$	1		18	$\mu\text{s}$
			14 to 252 ( $t_S$ for sampling +12.5 for successive approximation)			$1/f_{ADC}$

1. Based on characterization, not tested in production.
2. Guaranteed by design, not tested in production.
3.  $V_{REF+}$  can be internally connected to  $V_{DDA}$  and  $V_{REF-}$  can be internally connected to  $V_{SSA}$ , depending on the package.
4. For external triggers, a delay of  $1/f_{PCLK2}$  must be added to the latency specified above.

**Equation 1 (SN8200/8200UFL): RAIN max formula**

$$R_{AIN} < \frac{T_s}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

**Table 3.17: RAIN max for fADC = 14 MHz<sup>(1)</sup>, SN8200/8200UFL**

T <sub>s</sub> (cycles)	ts (μs)	RAIN max (kΩ)
1.5	0.11	0.4
7.5	0.54	5.9
13.5	0.96	11.4
28.5	2.04	25.2
41.5	2.96	37.2
55.5	3.96	50
71.5	5.11	NA
239.5	17.1	NA

1. Guaranteed by design, not tested in production.

**Table 3.18: ADC accuracy, SN8200/8200UFL - limited test conditions<sup>(1)(2)</sup>**

Symbol	Parameter	Test conditions	Typ	Max(3)	Unit
E	Total unadjusted error	fPCLK2 = 56 MHz, fADC = 14 MHz, RAIN < 10 kΩ VDDA = 3 V to 3.6 V TA = 25 °C Measurements made after	±1.	±2	LSB
EO	Offset error		±1	±1.5	
EG	Gain error		±0.	±1.5	
ED	Differential linearity error		±0.	±1	
EL	Integral linearity error		±0.	±1.5	

1. ADC DC accuracy values are measured after internal calibration.
2. ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non- robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.
3. Based on characterization, not tested in production.

Table 3.19: ADC Accuracy <sup>(1)</sup> <sup>(2)</sup> <sup>(3)</sup>, SN8200/8200UFL

Symbol	Parameter	Test conditions	Typ	Max(4)	Unit
E	Total unadjusted error	fPCLK2 = 56 MHz, fADC = 14 MHz, RAIN < 10 kΩ VDDA = 2.4 V to 3.6 V Measurements made after	±2	±5	LSB
E	Offset error		±1.	±2.5	
E	Gain error		±1.	±3	
ED	Differential linearity error		±1	±2	
EL	Integral linearity error		±1.	±3	

1. ADC DC accuracy values are measured after internal calibration.
2. Better performance could be achieved in restricted VDD, frequency, VREF and temperature ranges.
3. ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non- robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.
4. Preliminary values.




FIGURE 3.6: ADC Accuracy Characteristics, SN8200/8200UFL

**Table 3.20: ADC Characteristics, SN8205/8205UFL**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DDA}$	Power supply		1.8 <sup>(1)</sup>	-	3.6	V
$V_{REF+}$	Positive reference voltage		1.8 <sup>(1)</sup>	-	$V_{DDA}$	V
$f_{ADC}$	ADC clock frequency	$V_{DDA} = 1.8^{(1)}$ to 2.4 V	0.6	-	15	MHz
		$V_{DDA} = 2.4$ to 3.6 V	0.6	-	30	MHz
$f_{TRIG}^{(3)}$	External trigger frequency	$f_{ADC} = 30$ MHz with 12-bit resolution	-	-	1764	kHz
			-	-	17	$1/f_{ADC}$
$V_{AIN}$	Conversion voltage range <sup>(4)</sup>		0 ( $V_{SSA}$ or $V_{REF-}$ tied to ground)	-	$V_{REF+}$	V
$R_{AIN}^{(3)}$	External input impedance	See Equation 1 for details	-	-	50	k $\Omega$
$R_{ADC}^{(3,5)}$	Sampling switch resistance		1.5	-	6	k $\Omega$
$C_{ADC}^{(3)}$	Internal sample and hold capacitor		-	4	-	pF
$t_{lat}^{(3)}$	Injection trigger conversion latency	$f_{ADC} = 30$ MHz	-	-	0.100	$\mu$ s
			-	-	3 <sup>(6)</sup>	$1/f_{ADC}$
$t_{latr}^{(3)}$	Regular trigger conversion latency	$f_{ADC} = 30$ MHz	-	-	0.067	$\mu$ s
			-	-	2 <sup>(6)</sup>	$1/f_{ADC}$
$t_s^{(3)}$	Sampling time	$f_{ADC} = 30$ MHz	0.100	-	16	$\mu$ s
			3	-	480	$1/f_{ADC}$
$t_{STAB}^{(3)}$	Power-up time		-	2	3	$\mu$ s
$t_{CONV}^{(3)}$	Total conversion time (including sampling time)	$f_{ADC} = 30$ MHz 12-bit resolution	0.5	-	16.40	$\mu$ s
		$f_{ADC} = 30$ MHz 10-bit resolution	0.43	-	16.34	$\mu$ s
		$f_{ADC} = 30$ MHz 8-bit resolution	0.37	-	16.27	$\mu$ s
		$f_{ADC} = 30$ MHz 6-bit resolution	0.3	-	16.20	$\mu$ s
		9 to 492 ( $t_s$ for sampling +n-bit resolution for successive approximation)				$1/f_{ADC}$
$f_s^{(3)}$	Sampling rate ( $f_{ADC} = 30$ MHz)	12-bit resolution Single ADC	-	-	2	Msp/s
		12-bit resolution Interleave Dual ADC mode	-	-	3.75	Msp/s
		12-bit resolution Interleave Triple ADC mode	-	-	6	Msp/s

**Table 3.20: ADC Characteristics, SN8205/8205UFL (Continued)**

$I_{VREF+}^{(3)}$	ADC VREF DC current consumption in conversion mode	$f_{ADC} = 30 \text{ MHz}$ 3 sampling time 12-bit resolution	-	300	500	$\mu\text{A}$
		$f_{ADC} = 30 \text{ MHz}$ 480 sampling time 12-bit resolution	-	-	16	$\mu\text{A}$
$I_{VDDA}^{(3)}$	ADC VDDA DC current consumption in conversion mode	$f_{ADC} = 30 \text{ MHz}$ 3 sampling time 12-bit resolution	-	1.6	1.8	$\text{mA}$
		$f_{ADC} = 30 \text{ MHz}$ 480 sampling time 12-bit resolution	-	-	60	$\mu\text{A}$

1. If IRROFF is set to VDD, this value can be lowered to 1.7 V when the device operates in the 0 to 70 °C temperature range.
2. It is recommended to maintain the voltage difference between VREF+ and VDDA below 1.8 V.
3. Based on characterization, not tested in production.
4. VREF+ is internally connected to VDDA and VREF- is internally connected to VSSA.
5. RADC maximum value is given for VDD=1.8 V, and minimum value for VDD=3.3 V.
6. For external triggers, a delay of 1/fPCLK2 must be added to the latency specified above.

**Equation 1: SN8205/8205UFL RAIN Max Formula**

$$R_{AIN} = \frac{(k - 0.5)}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. N = 12 (from 12-bit resolution) and k is the number of sampling periods defined in the ADC\_SMPR1 register.

**Table 3.21: ADC Accuracy, SN8205/8205UFL**

Symbol	Parameter	Test conditions	Typ	Max(2)	Unit
ET	Total unadjusted error	$f_{PCLK2} = 60 \text{ MHz}$ , $f_{ADC} = 30 \text{ MHz}$ , $R_{AIN} < 10 \text{ k}\Omega$ , $V_{DDA} = 1.8^{(3)} \text{ to } 3.6 \text{ V}$	$\pm 2$	$\pm 5$	LSB
E	Offset error		$\pm 1$	$\pm 2.5$	
E	Gain error		$\pm 1$	$\pm 3$	
ED	Differential linearity error		$\pm 1$	$\pm 2$	
EL	Integral linearity error		$\pm 1$	$\pm 3$	

1. Better performance could be achieved in restricted VDD, frequency and temperature ranges.
2. Based on characterization, not tested in production.
3. If IRROFF is set to VDD, this value can be lowered to 1.7 V when the device operates in the 0 to 70 °C temperature range.

**NOTE:** ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.




FIGURE 3.7: ADC Accuracy Characteristics, SN8205/8205UFL

1. Example of an actual transfer curve.
2. Ideal transfer curve.
3. End point correlation line.
4. ET = Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves.  
EO = Offset Error: deviation between the first actual transition and the first ideal one.  
EG = Gain Error: deviation between the last ideal transition and the last actual one.  
ED = Differential Linearity Error: maximum deviation between actual steps and the ideal one.  
EL = Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.




FIGURE 3.8: Typical Connection Diagram Using the ADC, SN8205/8205UFL

Cparasitic represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high Cparasitic value downgrades conversion accuracy. To remedy this, fADC should be reduced.

### 3.8 DAC Electrical Specifications

**Table 3.22: DAC Characteristics, SN8200/8200UFL**

Symbol	Parameter	Min	Typ	Max	Unit	Comments
$V_{DDA}$	Analog supply voltage	2.4	-	3.6	V	
$V_{REF+}$	Reference supply voltage	2.4	-	3.6	V	$V_{REF+}$ must always be below $V_{DDA}$
$V_{SSA}$	Ground	0	-	0	V	
$R_{LOAD(1)}$	Resistive load vs. $V_{SSA}$ with buffer ON	5	-	-	k $\Omega$	
	Resistive load vs. $V_{DDA}$ with buffer ON	15	-	-	k $\Omega$	
$R_O^{(1)}$	Impedance output with buffer OFF	-	-	15	k $\Omega$	When the buffer is OFF, the Minimum resistive load between DAC_OUT and $V_{SS}$ to have a 1% accuracy is 1.5 M $\Omega$
$C_{LOAD}^{(1)}$	Capacitive load	-	-	50	pF	Maximum capacitive load at DAC_OUT pin (when the buffer is ON).
DAC_OUT min <sup>(1)</sup>	Lower DAC_OUT voltage with buffer ON	0.2	-	-	V	It gives the maximum output excursion of the DAC. It corresponds to 12-bit input code (0x0E0) to (0xF1C) at $V_{REF+} = 3.6$ V and (0x155) and (0xEAB) at $V_{REF+} = 2.4$ V
DAC_OUT max <sup>(1)</sup>	Higher DAC_OUT voltage with buffer ON	-	-	$V_{DDA} - 0.2$	V	
DAC_OUT min <sup>(1)</sup>	Lower DAC_OUT voltage with buffer OFF	-	0.5		mV	It gives the maximum output excursion of the DAC.
DAC_OUT max <sup>(1)</sup>	Higher DAC_OUT voltage with buffer OFF	-		$V_{REF+} - 10$ mV	V	
$I_{DDVREF+}$	DAC DC current consumption in quiescent mode (Standby mode)	-		380	$\mu$ A	With no load, worst code (0x0E4) at $V_{REF+} = 3.6$ V in terms of DC consumption on the inputs
$I_{DDA}$	DAC DC current consumption in quiescent mode (Standby mode)	-		380	$\mu$ A	With no load, middle code (0x800) on the inputs
		-		480	$\mu$ A	With no load, worst code (0xF1C) at $V_{REF+} = 3.6$ V in terms of DC consumption on the inputs
DNL <sup>(2)</sup>	Differential non linearity Difference between two consecutive code-1LSB)	-		$\pm 0.5$	LSB	Given for the DAC in 10-bit configuration
		-		$\pm 3$	LSB	Given for the DAC in 12-bit configuration
INL <sup>(2)</sup>	Integral non linearity (difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023)	-	-	$\pm 1$	LSB	Given for the DAC in 10-bit configuration
		-	-	$\pm 4$	LSB	Given for the DAC in 12-bit configuration



**Table 3.22: DAC Characteristics, SN8200/8200UFL (Continued)**

Offset <sup>(2)</sup>	Offset error (difference between measured value at Code (0x800) and the ideal value = $V_{REF+}/2$ )	-	-	$\pm 10$	mV	Given for the DAC in 12-bit configuration
		-	-	$\pm 3$	LSB	Given for the DAC in 10-bit at $V_{REF+}$ = 3.6 V
		-	-	$\pm 12$	LSB	Given for the DAC in 12-bit at $V_{REF+}$ = 3.6 V
Gain error <sup>(2)</sup>	Gain error	-	-	$\pm 0.5$	%	Given for the DAC in 12bit configuration
$t_{SETTLING}$ <sup>(2)</sup>	Settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value $\pm 1$ LSB)	-	3	4	$\mu s$	$C_{LOAD} \leq 50$ pF, $R_{LOAD} \geq 5$ k $\Omega$
Update rate <sup>(2)</sup>	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)	-	-	1	MS/s	$C_{LOAD} \leq 50$ pF, $R_{LOAD} \geq 5$ k $\Omega$
$t_{WAKEUP}$ <sup>(2)</sup>	Wakeup time from off state (Setting the ENx bit in the DAC Control register)	-	6.5	10	$\mu s$	$C_{LOAD} \leq 50$ pF, $R_{LOAD} \geq 5$ k $\Omega$ input code between lowest and highest
PSRR+ <sup>(1)</sup>	Power supply rejection ratio (to VDDA) (static DC measurement)	-	-67	-40	dB	No $R_{LOAD}$ , $C_{LOAD} = 50$ pF

1. Guaranteed by design, not tested in production.

2. Preliminary values.



Table 3.23: DAC Characteristic, SN8205/8205UFL

Symbol	Paramet	Mi	Ty	M	Unit	Comments
$V_{DDA}$	Analog supply voltage	1.8(1)	-	3.6	V	
$V_{REF+}$	Reference supply voltage	1.8(1)	-	3.6	V	$V_{REF+} \leq V_{DDA}$
$V_{SSA}$	Ground	0	-	0	V	
$R_{LOAD(2)}$	Resistive load with buffer ON	5	-	-	k $\Omega$	
$R_O(2)$	Impedance output with buffer OFF	-	-	15	k $\Omega$	When the buffer is OFF, the Minimum resistive load between DAC_OUT and VSS to have a 1% accuracy is 1.5 M $\Omega$
$C_{LOAD(2)}$	Capacitive load	-	-	50	pF	Maximum capacitive load at DAC_OUT pin (when the buffer is ON).
$DAC\_OUT_{min(2)}$	Lower DAC_OUT voltage with buffer ON	0.2	-	-	V	It gives the maximum output excursion of the DAC. It corresponds to 12-bit input code (0x0E0) to (0xF1C) at $V_{REF+} = 3.6$ V and (0x1C7) to (0xE38) at $V_{REF+} = 1.8$ V
$DAC\_OUT_{max(2)}$	Higher DAC_OUT voltage with buffer ON	-	-	$V_{DDA} - 0.2$	V	
$DAC\_OUT_{min(2)}$	Lower DAC_OUT voltage with buffer OFF	-	0.5	-	mV	It gives the maximum output excursion of the DAC.
$DAC\_OUT_{max(2)}$	Higher DAC_OUT voltage with buffer OFF	-	-	$V_{REF+} -$	V	
$I_{VREF+}(4)$	DAC DC VREF current consumption in quiescent mode (Standby mode)	-	170	240	$\mu$ A	With no load, worst code (0x800) at $V_{REF+} = 3.6$ V in terms of DC consumption on the inputs
		-	50	75		With no load, worst code (0xF1C) at $V_{REF+} = 3.6$ V in terms of DC consumption on the inputs
$I_{DDA}(4)$	DAC DC VDDA current consumption in quiescent mode(3)	-	280	380	$\mu$ A	With no load, middle code (0x800) on the inputs
		-	475	625	$\mu$ A	With no load, worst code (0xF1C) at $V_{REF+} = 3.6$ V in terms of DC consumption on the inputs
DNL <sup>(4)</sup>	Differential non linearity Difference between two consecutive code-1LSB)	-	-	$\pm 0.5$	LSB	Given for the DAC in 10-bit configuration.
		-	-	$\pm 2$	LSB	Given for the DAC in 12-bit configuration.
INL(4)	Integral non linearity (difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023)	-	-	$\pm 1$	LSB	Given for the DAC in 10-bit configuration.
						Given for the DAC in 12-bit configuration.

**Table 3.23: DAC Characteristic, SN8205/8205UFL (Continued)**

Offset <sup>(4)</sup>	Offset error (difference between measured value at Code (0x800) and the ideal value = VREF+/2)	-	-	±10	mV	Given for the DAC in 12-bit configuration
		-	-	±3	LSB	Given for the DAC in 10-bit at VREF+ = 3.6 V
		-	-	±12	LSB	Given for the DAC in 12-bit at VREF+ = 3.6 V
Gain error <sup>(4)</sup>	Gain error	-	-	±0.5	%	Given for the DAC in 12-bit configuration
t <sub>SETTLING</sub> <sup>(4)</sup>	Settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±4LSB)	-	3	6	µs	C <sub>LOAD</sub> ≤ 50 pF, R <sub>LOAD</sub> ≥ 5 kΩ
THD <sup>(4)</sup>	Total Harmonic Distortion Buffer ON	-	-	-	dB	C <sub>LOAD</sub> ≤ 50 pF, R <sub>LOAD</sub> ≥ 5 kΩ
Update rate <sup>(2)</sup>	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)	-	-	1	MS/s	C <sub>LOAD</sub> ≤ 50 pF, R <sub>LOAD</sub> ≥ 5 kΩ
t <sub>WAKEUP</sub> <sup>(4)</sup>	Wakeup time from off state (Setting the ENx bit in the DAC Control register)	-	6.5	10	µs	C <sub>LOAD</sub> ≤ 50 pF, R <sub>LOAD</sub> ≥ 5 kΩ input code between lowest and highest possible ones.
PSRR+	Power supply rejection ratio (to VDDA) (static DC measurement)	-	-67	-40	dB	No RLOAD, CLOAD = 50 pF

### 3.9 DC/RF Characteristics for IEEE 802.11b

Conditions: 25°C, VDD\_WIFI\_IN=3.6 V, VDD= 3.3 V, 11 MBps mode unless otherwise specified. Parameters measured at RF connector.

**Table 3.24: RF Characteristics for IEEE 802.11b**

Parameters	Specification			
Standards conformance	IEEE 802.11b			
Modulation	DSSS/CCK			
Physical layer data rate	1,2,5.5,11 Mbps			
RF Characteristics	Minimum	Typical	Maximum	Unit
Frequency range	2400	--	2483.5	MHz
Carrier frequency error	-20	--	+20	ppm
Transmit output power <sup>1</sup>	16	18	20	dBm
Spectrum mask				
1 <sup>st</sup> side lobes	--	--	-30	dBr
2 <sup>nd</sup> side lobes	--	--	-50	dBr

**Table 3.24: RF Characteristics for IEEE 802.11b (Continued)**

Power-on and power-down ramp	--	--	2	μs
RF carrier suppression	15	--	--	dBc
Modulation accuracy (EVM)	--	--	35	%
Out-of-band spurious emissions:				
30 MHz to 1 GHz, BW=100 kHz			-96	dBm
1 GHz to 12.75 GHz, BW=1 MHz			-41	dBm
1.8 GHz to 1.9 GHz, BW=1 MHz			-65	dBm
5.15 GHz to 5.3 GHz, BW=1 MHz			-85	dBm
Receive sensitivity <sup>1</sup>				
1 Mbps, FER≤ 8%	-94	-96	--	dBm
11 Mbps, FER≤ 8%	-86	-88	--	dBm
Maximum input level, FER≤ 8%	-9.5	--	--	dBm
Adjacent channel rejection, FER≤ 8%	35			dB

Notes: Derate by 1.5 dB for temperatures less than -10°C or more than +55°C in both transmit and receive modes.

### 3.10 DC/RF Characteristics for IEEE 802.11g

Conditions: 25°C, VDD\_WIFI\_IN=3.6 V, VDD= 3.3 V, 54 Mbps mode unless otherwise specified. Parameters measured at RF connector.

**Table 3.25: RF Characteristics for IEEE 802.11g**

Parameters	Specification			
Standards conformance	IEEE 802.11g			
Modulation	OFDM			
Data rate	6, 9, 12, 18, 24, 36, 48, 54 Mbps			
RF Characteristics	Minimum	Typical	Maximum	Unit
Frequency range	2400	--	2483.5	MHz
Carrier frequency error	-20	--	+20	ppm
Transmit output power	12.5	14.5	16.5	dBm
Spectrum mask:				
9 MHz to 11 MHz, 0 dB to -20 dB	0		-	dB
11 MHz to 20 MHz, -20 dB to -28 dB	0		-	dB
20 MHz to 30 MHz, -28 dB to -40 dB	0		-	dB
30 MHz to 33 MHz, -40 dB	0		-	dB
Constellation Error (EVM)	--	--	-25	dB
Out-of-band spurious emissions:				
30 MHz to 1 GHz, BW=100 kHz			-96	dBm
1 GHz to 12.75 GHz, BW=1 MHz			-41	dBm
1.8 GHz to 1.9 GHz, BW=1 MHz			-65	dBm
5.15 GHz to 5.3 GHz, BW=1 MHz			-85	dBm

**Table 3.25: RF Characteristics for IEEE 802.11g (Continued)**

Received Sensitivity:				
6 Mbps, PER ≤ 10%	-87	-89	--	dBm
54 Mbps, PER ≤ 10%	-72	-74	--	dBm
Maximum input level, PER ≤ 10%	-13	--	--	dBm
Adjacent channel rejection, PER ≤ 10%	-1			dB

Notes: Derate by 1.5 dB for temperatures less than -10°C or more than +55°C in both transmit and receive modes.

### 3.11 DC/RF Characteristics for IEEE 802.11n

Conditions: 25 °C, VDD\_WIFI\_IN=3.6 V, VDD= 3.3 V, 65 Mbps mode unless otherwise specified. Modules measured with 50Ω load.

**Table 3.26: RF Characteristics for IEEE 802.11n**

Parameters	Specification			
Standards conformance	IEEE 802.11n			
Modulation	OFDM			
Data rate	6.5, 13, 19.5, 26, 39, 52, 58.5, 65 Mbps			
RF Characteristics	Minimum	Typical	Maximum	Unit
Frequency range	2400	--	2483.5	MHz
Carrier frequency error	-20	--	+20	Ppm
Power level	11	13	15	dBm
Spectrum mask:				
9 MHz to 11 MHz, 0 dB to -20 dB	0		-	dB
11 MHz to 20 MHz, -20 dB to -28 dB	0		-	dB
20 MHz to 30 MHz, -28 dB to -45 dB	0		-	dB
30 MHz to 33 MHz, -45 dB	0		-	dB
Constellation Error (EVM)	--	--	-28	dB
Out-of-band spurious emissions:				
30 MHz to 1 GHz, BW=100 kHz			-96	dBm
1 GHz to 12.75 GHz, BW=1 MHz			-41	dBm
1.8 GHz to 1.9 GHz, BW=1 MHz			-65	dBm
5.15 GHz to 5.3 GHz, BW=1 MHz			-85	dBm
Received Minimum Sensitivity:				
65 Mbps, PER ≤ 10%	-69	-71	--	dBm
Maximum input level, PER ≤ 10%	-13			dB
Adjacent channel rejection, PER ≤ 10%	-2			dB

Notes: Derate by 1.5 dB for temperatures less than -10°C or more than +55°C in both transmit and receive modes.

## 4 Environmental Specifications

### 4.1 Absolute Maximum Rating

**Table 4.1: Absolute Maximum Rating**

Symbol	Description	Minimum	Maximum	Unit
T <sub>op</sub>	Operating temperature	-30	85	°C
T <sub>st</sub>	Storage temperature	-40	85	°C
VDD	Power supply	0	4.0	V
VBAT	Power supply for backup circuitry when VDD is not present	0	4.0	V
VDD_WiFi	Wi-Fi Power supply	0	6.0	V
RFin	RF input power		0	dBm
MSL	Moisture Sensitivity Level	3		
RoHS2	Restriction of Hazardous Substances	Compliant		

### 4.2 Recommended Operating Conditions

**Table 4.2: Recommended Operating Conditions**

	Minimum (V)	Typical (V)	Maximum (V)	Supply Current Specification (mA)
VDD	2.4	3.3	3.6	150
VBAT	2.0	3.3	3.6	10
VDD_WiFi	3.0	3.6	4.0	500

## 5 Regulatory Information

The SN820X complies with Part 15 of the FCC rules and, using the integrated antenna has been tested to comply with FCC CFR Part 15. The device meets the requirements for modular transmitter approval as detailed in the FCC public notice DA00.1407. Using the external antenna, The SN820XUFL module has also been qualified and approved for use with the 5 dBi antenna from Microchip Technology, part number TRF1002.

For more information refer to the SN820X Module User Manual.

## 6 Technical Support Contact

SyChip LLC

4441 Sigma Road

Dallas, TX 75244

USA

Tel: (972) 202-8900

Fax: (972) 633-0327

Note: SyChip LLC is a subsidiary of Murata Electronics, North America.

### 6.1 Disclaimer

Please read this notice before using the SN820X product.

1. Please note that the only warranty that SyChip LLC ("SyChip") provides regarding the products is its conformance to the specifications provided herein. Accordingly, SyChip shall not be responsible for any defects in products or equipment incorporating such products, which are caused under the conditions other than those specified in this specification.

SYCHIP HEREBY DISCLAIMS ALL OTHER WARRANTIES REGARDING THE PRODUCTS, EXPRESS OR IMPLIED, INCLUDING WITHOUT LIMITATION ANY WARRANTY OF FITNESS FOR A PARTICULAR PURPOSE, THAT THEY ARE DEFECT-FREE, OR AGAINST INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. YOU AGREE TO INDEMNIFY AND DEFEND SYCHIP AND ITS AFFILIATES AGAINST ALL CLAIMS, DAMAGES, COSTS AND EXPENSES THAT MAY BE INCURRED, INCLUDING WITHOUT LIMITATION, ATTORNEY FEES AND COSTS, DUE TO THE USE OF PRODUCTS.

2. The product is designed and manufactured for general applications, and not for any particular application, so testing and use of the product shall be conducted at your own risk and responsibility. Specifically, please observe the following:
  - i. Please conduct validation and verification of the products in actual condition of mounting and operating environment before commercial shipment of the equipment.
  - vii. Please pay attention to minimize any mechanical vibration or shock, not to drop the product or a substrate that contains the product during transportation.
  - viii. Since the application of static electricity or overvoltage may cause a defect in the product or deterioration of its reliability, caution must be taken against exposure to any static electricity generated by electrified items such as work benches, soldering irons, tools, carrying containers, etc.

Caution shall be taken to avoid overstress to the product during and after the soldering process.

- ix. Since the applied soldering method may deteriorate the reliability, thorough evaluation is recommended.
- x. In case the product is to be used in equipment or electric circuit that requires high safety or reliability function or performance, sufficient reliability evaluation checks for safety shall be performed before commercial shipment and moreover, due consideration to install a protective circuit is strongly recommended at customer's design stage. Please provide an appropriate fail-safe function on your product to prevent any damages that may be caused by the abnormal function or the failure of our product.

Notwithstanding the foregoing, the product shall not be used in any application listed below which requires especially high reliability for the prevention of such defect as may directly cause damage to the third party's life, body or property.

- Aircraft equipment
- Aerospace equipment
- Undersea equipment
- Power plant control equipment
- Medical equipment
- Transportation equipment (vehicles, trains, ships, etc.)
- Traffic signal equipment
- Disaster prevention / crime prevention equipment
- Application of similar complexity and/or reliability requirements to the applications listed in the above.

2. SyChip's warranty as provided in Clause 1 above that the products comply with descriptions expressly specified in the specifications shall be effective for a period of six (6) months from the date of delivery. SyChip shall not be liable for any defects that occur in dry packed products that are installed more than six (6) months after shipment.

SyChip's liability under this warranty shall be limited to products that are returned during the warranty period to the address designated by SyChip and that are determined by SyChip not to conform to such warranty. If SyChip elects to repair or replace such products, SyChip shall have reasonable time to repair such products or provide replacements. Repaired products shall be warranted for the remainder of the original warranty period. Replaced products shall be warranted for a new full warranty period.

For avoidance of doubt, SyChip shall not be liable for any defects that are caused by neglect, misuse or mis-treatment by an entity other than SyChip including improper installation or testing, or for any products that have been altered or modified in any way by an entity other than SyChip. Moreover, SyChip shall not be liable for any defects that result from your or third party's design, specifications or instructions for such products.

3. Testing and other quality control techniques are used to the extent SyChip deems necessary. Unless mandated by government requirements, SyChip does not necessarily test all parameters of each product.
4. End of Life - Please note that we may discontinue the manufacture of products, due to reasons such as, but not limited to, end of supply of materials and/or components from our suppliers.



## 7 Ordering Information

**Table 7.1: SN8200/8200UFL Ordering Information**

Product	RFM Model Number	RFM Part Number	Standard Order Increment
SN8200 Evaluation Kit	SN8200EVK+	88-00151-95	1 pc
SN8200 Module in Tape & Reel	SN8200	88-00151-00	400 pcs
SN8200UFL Evaluation Kit	SN8200UFLEVK+	88-00151-97	1 pc
SN8200UFL Module in Tape & Reel	SN8200UFL	88-00151-02	400 pcs

**Table 7.2: SN8205/8205UFL Ordering Information**

Product	RFM Model Number	RFM Part Number	Standard Order Increment
SN8205 Evaluation Kit	SN8200EVK+	88-00158-95	1 pc
SN8205 Module in Tape & Reel	SN8200	88-00158-00	400 pcs
SN8205UFL Evaluation Kit	SN8200UFLEVK+	88-00158-97	1 pc
SN8205UFL Module in Tape & Reel	SN8200UFL	88-00158-02	400 pcs