

RFM products are now Murata products.

RX6002

956.350 MHz Hybrid Receiver



SM-20H Case

- Designed for Short-Range Wireless Control and Data Communications
- Supports RF Data Transmission Rates Up to 115.2 kbps
- 3 V, Low Current Operation plus Sleep Mode
- Stable, Easy to Use, Low External Parts Count
- Complies with Directive 2002/95/EC (RoHS)

The RX6002 hybrid receiver is ideal for short-range wireless control and data applications where robust operation, small size, low power consumption and low cost are required. The RX6002 employs Murata's amplifier-sequenced hybrid (ASH) architecture to achieve this unique blend of characteristics. All critical RF functions are contained in the hybrid, simplifying and speeding design-in. The RX6002 is sensitive and stable. A wide dynamic range log detector, in combination with digital AGC and a compound data slicer, provide robust performance in the presence of onchannel interference or noise. Two stages of SAW filtering provide excellent receiver out-of-band rejection. The RX6002 generates virtually no RF emissions, facilitating compliance with FCC 15 and similar regulations.


Rating	Value	Units
Power Supply and All Input/Output Pins	-0.3 to +4.0	V
Non-Operating Case Temperature	-50 to +100	°C
Soldering Temperature (10 seconds)	230	°C


Characteristic	Sym	Notes	Minimum	Typical	Maximum	Units
Operating Frequency	f _o		956.15		956.55	MHz
Modulation Type				AM		
Data Rate				3.6		kbps
Receiver Performance (AM @ 3.6 kbps)		3				
Input Current, 3 Vdc Supply	I _R				4	mA
Input Sensitivity		1		-95		dBm
Rejection, -16.5 MHz	R _{REJ}		20			dB
Sleep to Receive Switch Time (100 ms sleep, -85 dBm signal)	t _{SR}	2		200		μs
Sleep Mode Current				1		μΑ
Power Supply Voltage Range			2.7		3.5	Vdc
Operating Ambient Temperature	T _A		-40		+85	°C


NOTES:

- 1. Sensitivity reported by Invensys correlated to Murata standard BER test method at 19.2 kbps OOK.
- 2. Sleep to receive recovery time is for the sleep period and signal level indicated, -40 to 60°C. Recovery time will increase at higher temperatures, for longer sleep intervals and lower signal levels.
- 3. AM modulation depth 26 dB Peak to Trough

Invensys Special Application Circuit







Item	Symbol	ASK4	оок	ASK	Units	Notes
Nominal NRZ Data Rate	DRNOM	3.6/5.8	19.2	115.2	kbps	see pages 1 & 2
Minimum Signal Pulse	SPMIN	custom	52.08	8.68	μs	single bit
Maximum Signal Pulse	SP _{MAX}	custom	208.32	34.72	μs	4 bits of same value
AGCCAP Capacitor	Cago	.0033/.0253	-	2200	pF	±10% ceramic
PKDET Capacitor	C _{PKD}	.0027/.0177	-	0.001	μF	±10% ceramic
BBOUT Capacitor	Свво	.01/.057	0.015	0.0027	μF	±10% ceramic
LPFADJ Resistor	R_{LPF}	330	30	12	K	±5%
RREF Resistor	Rref	100	100	100	K	±1%
THLD2 Resistor	R _{TH2}	56	-	100	K	±1%, for 6 dB below peak
THLD1 Resistor	R _{TH1}	22	27	100	K	±1%, typical values
PRATE Resistor	Rpr	330	330	160	K	±5%
PWIDTH Resistor	R _{PW}	270 to GND	270 to GND	1000 to VCC	K	±5%
DC Bypass Capacitor	Срсв	0.01	10	10	μF	ceramic/tantalum
RF Bypass Capacitor 1	C _{RFB1}	82	27	27	pF	±5% NPO
Antenna Tuning Inductor	Lat	10	10	10	nH	50 ohm antenna
Shunt Tuning/ESD Inductor	L _{ESD}	100	100	100	nH	50 ohm antenna





NOTES:

4. Component values provided by Invensys for schematic on page 2.

ASH Receiver Theory of Operation

Introduction

Murata's RX6000 series amplifier-sequenced hybrid (ASH) receivers are specifically designed for short-range wireless control and data communication applications. The receivers provide robust operation, very small size, low power consumption and low implementation cost. All critical RF functions are contained in the hybrid, simplifying and speeding design-in. The ASH receiver can be readily configured to support a wide range of data rates and protocol requirements. The receiver features virtually no RF emissions, making it easy to certify to short-range (unlicensed) radio regulations.

Amplifier-Sequenced Receiver Operation

The ASH receiver's unique feature set is made possible by its system architecture. The heart of the receiver is the amplifier-sequenced receiver section, which provides more than 100 dB of stable RF and detector gain without any special shielding or decoupling provisions. Stability is achieved by distributing the total RF gain over time. This is in contrast to a superheterodyne receiver, which achieves stability by distributing total RF gain over multiple frequencies.

Figure 1 shows the basic block diagram and timing cycle for an amplifier-sequenced receiver. Note that the bias to RF amplifiers RFA1 and RFA2 are independently controlled by a pulse generator, and that the two amplifiers are coupled by a surface acoustic wave (SAW) delay line, which has a typical delay of 0.5 µs.

An incoming RF signal is first filtered by a narrow-band SAW filter, and is then applied to RFA1. The pulse generator turns RFA1 ON for 0.5 μs . The amplified signal from RFA1 emerges from the SAW delay line at the input to RFA2. RFA1 is now switched OFF and RFA2 is switched ON for 0.55 μs , amplifying the RF signal further. The ON time for RFA2 is usually set at 1.1 times the ON time for RFA1, as the filtering effect of the SAW delay line stretches the signal pulse from RFA1 somewhat. As shown in the timing diagram, RFA1 and RFA2 are never on at the same time, assuring excellent receiver stability. Note that the narrow-band SAW filter eliminates sampling sideband responses outside of the receiver passband, and the SAW filter and delay line act together to provide very high receiver ultimate rejection.

Amplifier-sequenced receiver operation has several interesting characteristics that can be exploited in system design. The RF amplifiers in an amplifier-sequenced receiver can be turned on and off almost instantly, allowing for very quick power-down (sleep) and wake-up times. Also, both RF amplifiers can be off between ON sequences to trade-off receiver noise figure for lower average current consumption. The effect on noise figure can be modeled as if RFA1 is on continuously, with an attenuator placed in front of it with a loss equivalent to 10*log10(RFA1 duty factor), where the duty factor is the average amount of time RFA1 is ON (up to 50%). Since an amplifier-sequenced receiver is inherently a sampling receiver, the overall cycle time between the start of one RFA1 ON sequence and the start of the next RFA1 ON sequence should be set to sample the narrowest RF data pulse at least 10 times. Otherwise, significant edge jitter will be added to the detected data pulse.




Figure 1




Figure 2

RX6000 Series ASH Receiver Block Diagram

Figure 2 is the general block diagram of the RX6000 series ASH receiver. Please refer to Figure 2 for the following discussions.

Antenna Port

The only external RF components needed for the receiver are the antenna and its matching components. Antennas presenting an impedance in the range of 35 to 72 ohms resistive can be satisfactorily matched to the RFIO pin with a series matching coil and a shunt matching/ESD protection coil. Other antenna impedances can be matched using two or three components. For some impedances, two inductors and a capacitor will be required. A DC path from RFIO to ground is required for ESD protection.

Receiver Chain

The output of the SAW filter drives amplifier RFA1. This amplifier includes provisions for detecting the onset of saturation (AGC Set), and for switching between 35 dB of gain and 5 dB of gain (Gain Select). AGC Set is an input to the AGC Control function, and Gain Select is the AGC Control function output. ON/OFF control to RFA1 (and RFA2) is generated by the Pulse Generator & RF Amp Bias function. The output of RFA1 drives the SAW delay line, which has a nominal delay of 0.5 μs .

The second amplifier, RFA2, provides 51 dB of gain below saturation. The output of RFA2 drives a full-wave detector with 19 dB of threshold gain. The onset of saturation in each section of RFA2 is detected and summed to provide a logarithmic response. This is added to the output of the full-wave detector to produce an overall detector response that is square law for low signal levels, and transitions into a log response for high signal levels. This combination provides excellent threshold sensitivity and more than 70 dB of detector dynamic range. In combination with the 30 dB of AGC range in RFA1, more than 100 dB of receiver dynamic range is achieved.

The detector output drives a gyrator filter. The filter provides a three-pole, 0.05 degree equiripple low-pass response with excellent group delay flatness and minimal pulse ringing. The 3 dB bandwidth of the filter can be set from 4.5 kHz to 1.8 MHz with an external resistor.

The filter is followed by a base-band amplifier which boosts the detected signal to the BBOUT pin. When the receiver RF amplifiers are operating at a 50%-50% duty cycle, the BBOUT signal changes about 10 mV/dB, with a peak-to-peak signal level of up to 685 mV. For lower duty cycles, the mV/dB slope and peak-to-peak signal level are proportionately less. The detected signal is riding on a 1.1 Vdc level that varies somewhat with supply voltage, temperature, etc. BBOUT is coupled to the CMPIN pin or to an external data recovery process (DSP, etc.) by a series capacitor. The correct value of the series capacitor depends on data rate, data run length, and other factors as discussed in the ASH Transceiver Designer's Guide.

When an external data recovery process is used with AGC, BBOUT must be coupled to the external data recovery process and CMPIN by separate series coupling capacitors. The AGC reset function is driven by the signal applied to CMPIN.

When the receiver is placed in the power-down (sleep) mode, the output impedance of BBOUT becomes very high. This feature helps preserve the charge on the coupling capacitor to minimize data slicer stabilization time when the receiver switches out of the sleep mode.

Data Slicers

The CMPIN pin drives two data slicers, which convert the analog signal from BBOUT back into a digital stream. The best data slicer choice depends on the system operating parameters. Data slicer DS1 is a capacitively-coupled comparator with provisions for an adjustable threshold. DS1 provides the best performance at low signal-to-noise conditions. The threshold, or squelch, off sets the comparator's slicing level from 0 to 90 mV, and is set with a resistor between the RREF and THLD1 pins. This threshold allows a trade-off between receiver sensitivity and output noise density in the no-signal condition. For best sensitivity, the threshold is set to 0. In this case, noise is output continuously when no signal is present. This, in turn, requires the circuit being driven by the RXDATA pin to be able to process noise (and signals) continuously.

This can be a problem if RXDATA is driving a circuit that must "sleep" when data is not present to conserve power, or when it it's necessary to minimize false interrupts to a multitasking processor. In this case, noise can be greatly reduced by increasing the threshold level, but at the expense of sensitivity. The best 3 dB band width for the low-pass filter is also affected by the threshold level setting of DS1. The bandwidth must be increased as the threshold is increased to minimize data pulse-width variations with signal amplitude.

Data slicer DS2 can overcome this compromise once the signal level is high enough to enable its operation. DS2 is a "dB-below-peak" slicer. The peak detector charges rapidly to the peak value of each data pulse, and decays slowly in between data pulses (1:1000 ratio). The slicer trip point can be set from 0 to 120 mV below this peak value with a resistor between RREF and THLD2. A threshold of 60 mV is the most common setting, which equates to "6 dB below peak" when RFA1 and RFA2 are running a 50%-50% duty cycle. Slicing at the "6 dB-below-peak" point reduces the signal amplitude to data pulse-width variation, allowing a lower 3 dB filter bandwidth to be used for improved sensitivity.

DS2 is best for ASK modulation where the transmitted waveform has been shaped to minimize signal bandwidth. However, DS2 is subject to being temporarily "blinded" by strong noise pulses, which can cause burst data errors. Note that DS1 is active when DS2 is used, as RXDATA is the logical AND of the DS1 and DS2 outputs. DS2 can be disabled by leaving THLD2 disconnected. A non-zero DS1 threshold is required for proper AGC operation.

AGC Control

The output of the Peak Detector also provides an AGC Reset signal to the AGC Control function through the AGC comparator. The purpose of the AGC function is to extend the dynamic range of the receiver, so that the receiver can operate close to its transmitter when running ASK and/or high data rate modulation. The onset of saturation in the output stage of RFA1 is detected and generates the AGC Set signal to the AGC Control function. The AGC Control function then selects the 5 dB gain mode for RFA1. The AGC Comparator will send a reset signal when the Peak Detector output (multiplied by 0.8) falls below the threshold voltage for DS1.

A capacitor at the AGCCAP pin avoids AGC "chattering" during the time it takes for the signal to propagate through the low-pass filter and charge the peak detector. The AGC capacitor also allows the hold-in time to be set longer than the peak detector decay time to avoid AGC chattering during runs of "0" bits in the received data stream. Note that AGC operation requires the peak detector to be functioning, even if DS2 is not being used. AGC operation can be defeated by connecting the AGCCAP pin to VCC. The AGC can be latched on once engaged by connecting a 150 kilohm resistor between the AGCCAP pin and ground in lieu of a capacitor.

Receiver Pulse Generator and RF Amplifier Bias

The receiver amplifier-sequence operation is controlled by the Pulse Generator & RF Amplifier Bias module, which in turn is controlled by the PRATE and PWIDTH input pins, and the Power Down (sleep) Control Signal from the Bias Control function.

In the low data rate mode, the interval between the falling edge of one RFA1 ON pulse to the rising edge of the next RFA1 ON pulse t_{PRI} is set by a resistor between the PRATE pin and ground. The interval can be adjusted between 0.1 and 5 μ s. In the high data rate mode (selected at the PWIDTH pin) the receiver RF amplifiers operate at a nominal 50%-50% duty cycle. In this case, the start-

to-start period t_{PRC} for ON pulses to RFA1 are controlled by the PRATE resistor over a range of 0.1 to 1.1 μ s.

In the low data rate mode, the PWIDTH pin sets the width of the ON pulse t_{PW1} to RFA1 with a resistor to ground (the ON pulse width t_{PW2} to RFA2 is set at 1.1 times the pulse width to RFA1 in the low data rate mode). The ON pulse width t_{PW1} can be ad justed between 0.55 and 1 μs . However, when the PWIDTH pin is connected to VCC through a 1M resistor, the RF amplifiers operate at a nominal 50%-50% duty cycle, facilitating high data rate operation. In this case, the RF amplifiers are controlled by the PRATE resistor as described above.

Both receiver RF amplifiers are turned off by the Power Down Control Signal, which is invoked in the sleep mode.

Receiver Mode Control

The receiver operating modes – receive and power-down (sleep), are controlled by the Bias Control function, and are selected with the CNTRL1 and CNTRL0 control pins. Setting CNTRL1 and CNTRL0 both high places the unit in the receive mode. Setting CNTRL1 and CNTRL0 both low places the unit in the power-down (sleep) mode. CNTRL1 and CNTRL0 are CMOS compatible inputs. These inputs must be held at a logic level; they cannot be left unconnected. At turn on, the voltages on CNTRL1 and CNTRL0 should rise with Vcc.

Receiver Event Timing

Receiver event timing is summarized in Table 1. Please refer to this table for the following discussions.

Turn-On-Timing

The maximum time t_{PR} required for the receive function to become operational at turn on is influenced by two factors. All receiver circuitry will be operational 5 ms after the supply voltage reaches 2.7 Vdc. The BBOUT-CMPIN coupling-capacitor is then DC stabilized in 3 time constants (3*tBBC). The total turn-on time to stable receiver operation for a 10 ms power supply rise time is:

$$t_{PR} = 15 \text{ ms} + 3 t_{BBC}$$

The voltage on CNTRL1 and CNTRL0 should rise with Vcc until it reaches 2.7 Vdc. There after, the power down (sleep) mode may be invoked.

Sleep and Wake-up Timing

The maximum transition time from the receive mode to the power-down (sleep) mode t_{RS} is 10 µs after CNTRL1 and CNTRL0 are both low (1 µs fall time).

The maximum transition time t_{SR} from the sleep mode to the receive mode is 3^*t_{BBC} , where t_{BBC} is the BBOUT-CMPIN coupling-capacitor time constant. When the operating temperature is limited to 60 °C, the time required to switch from sleep to receive is dramatically less for short sleep times, as less charge leaks away from the BBOUT-CMPIN coupling capacitor.

AGC Timing

The maximum AGC engage time t_{AGC} is 5 μ s after the reception of a -30 dBm RF signal with a 1 μ s envelope rise time.

The minimum AGC hold-in time is set by the value of the capacitor at the AGCCAP pin. The hold-in time tAGH = CAGC/19.1, where t_{AGH} is in μs and CAGC is in pF.

Peak Detector Timing

The Peak Detector attack time constant is set by the value of the capacitor at the PKDET pin. The attack time t_{PKA} = CPKD/4167, where t_{PKA} is in μ s and CPKD is in pF. The Peak Detector decay time constant t_{PKD} = 1000^*t_{PKA} .

Pulse Generator Timing

In the low data rate mode, the interval t_{PRI} be tween the falling edge of an ON pulse to the first RF amplifier and the rising edge of the next ON pulse to the first RF amplifier is set by a resistor RPR between the PRATE pin and ground. The interval can be adjusted between 0.1 and 5 μ s with a resistor in the range of 51 K to 2000 K. The value of the RPR is given by:

RPR = 404^* t_{PRI} + 10.5, where t_{PRI} is in μ s, and R_{PR} is in kilohms. In the high data rate mode (selected at the PWIDTH pin) the receiver RF amplifiers operate at a nominal 50%-50% duty cycle. In this case, the period t_{PRC} from the start of an ON pulse to the first RF amplifier to the start of the next ON pulse to the first RF amplifier

is controlled by the PRATE resistor over a range of 0.1 to 1.1 μ s using a resistor of 11 K to 220 K. In this case RPR is given by:

RPR = 198* t_{PRC} - 8.51, where t_{PRC} is in μ s and R_{PR} is in kilohms. In the low data rate mode, the PWIDTH pin sets the width of the ON pulse to the first RF amplifier t_{PW1} with a resistor R_{PW} to ground (the ON pulse width to the second RF amplifier t_{PW2} is set at 1.1 times the pulse width to the first RF amplifier in the low data rate mode). The ON pulse width tPW1 can be adjusted between 0.55 and 1 μ s with a resistor value in the range of 200 K to 390 K. The value of R_{PW} is given by:

 R_{PW} = 404* t_{PW1} - 18.6, where t_{PW1} is in µs and R_{PW} is in kilohms. However, when the PWIDTH pin is connected to VCC through a 1M resistor, the RF amplifiers operate at a nominal 50%-50% duty cycle, facilitating high data rate operation. In this case, the RF amplifiers are controlled by the PRATE resistor as described above.

LPF Group De lay

The low-pass filter group delay is a function of the filter 3 dB bandwidth, which is set by a resistor R_{LPF} to ground at the LPFADJ pin. The minimum 3 dB band width f_{LPF} = 1445/ R_{LPF} , where f_{LPF} is in kHz, and R_{LPF} is in kilohms.

The maximum group delay t_{FGD} = 1750/ f_{LPF} = 1.21* R_{LPF} , where t_{FGD} is in μ s, f_{LPF} in kHz, and R_{LPF} in kilohms.

Receiver Event Timing, 3.0 Vdc, -40 to +85°C

Event	Symbol	Time	Min/Max	Test Conditions	Notes
Turn On to Receive	t PR	3*tввс + 15 ms	max	10 ms supply voltage rise time	time until receiver operational
Sleep to RX	tsr	3*t _{BBC}	max	1µs CNTRL0/CNTROL1 rise times	time until receiver operational
RX to Sleep	t _{RS}	10 μs	max	1µs CNTRL0/CNTROL1 fall times	time until receiver is in power-down mode
AGC Engage	t age	5 μs	max	1 μs rise time, -30 dBm signal	RFA1 switches from 35 to 5 dB gain
AGC Hold-In	t agh	C _{AGC} /19.1	min	CAGC in pF, t _{AGH} in µs	user selected; longer than t _{PKD}
PKDET Attack Time Constant	t pka	Сркд/4167	min	Срко in pF, tpka in µs	user selected
PKDET Decay Time Constant	t _{PKD}	1000*tpka	min	tekd and teka in µs	slaved to attack time
PRATE Interval	t PRI	0.1 to 5 μs	range	low data rate mode	user selected mode
PWIDTH RFA1	t PW1	0.55 to 1 μs	range	low data rate mode	user selected mode
PWIDTH RFA2	t PW2	1.1*t _{PW1}	range	low data rate mode	user selected mode
PRATE Cycle	t PRC	0.1 to 1.1 μs	range	high data rate mode	user selected mode
PWIDTH High (RFA1 & RFA2)	t PWH	0.05 to 0.55 μs	range	high data rate mode	user selected mode
LPF Group Delay	t FGD	1750/flpf	max	trgd in μs, flpf in kHz	user selected
LPF 3 dB Bandwidth	f LPF	1445/RLPF	min	flpf in kHz, Rlpf in kilohms	user selected
BBOUT-CMPIN Time Constant	t BBC	0.064*Свво	min	tввс in µs, Свво in pF	user selected

Table 1

Pin Descriptions


Pin	Name	Description
1	GND1	GND1 is the RF ground pin. GND2 and GND3 should be connected to GND1 by short, low-inductance traces.
2	VCC1	VCC1 is the positive supply voltage pin for the receiver base-band circuitry. VCC1 must be bypassed by an RF capacitor, which may be shared with VCC2. See the description of VCC2 (Pin 16) for additional information.
3	AGCCAP	This pin controls the AGC reset operation. A capacitor between this pin and ground sets the minimum time the AGC will hold-in once it is engaged. The hold-in time is set to avoid AGC chattering. For a given hold-in time tagh, the capacitor value Cagc is: Cagc = 19.1* tagh, where tagh is in µs and Cagc is in pF A ±10% ceramic capacitor should be used at this pin. The value of Cagc given above provides a hold-in time between tagh and 2.65* tagh, depending on operating voltage, temperature, etc. The hold-in time is chosen to allow the AGC to ride through the longest run of zero bits that can occur in a received data stream. The AGC hold-in time can be greater than the peak detector decay time, as discussed below. However, the AGC hold-in time should not be set too long, or the receiver will be slow in returning to full sensitivity once the AGC is engaged by noise or interference. The use of AGC is optional when using OOK modulation with data pulses of at least 30 µs. AGC operation can be defeated by connecting this pin to VCC. Active or latched AGC operation is required for ASK modulation and/or for data pulses of less than 30 µs. The AGC can be latched on once engaged by connecting a 150 K resistor between this pin and ground, instead of a capacitor. AGC operation depends on a functioning peak detector, as discussed below. The AGC capacitor is discharged in the receiver power-down (sleep) mode.
4	PKDET	This pin controls the peak detector operation. A capacitor between this pin and ground sets the peak detector attack and decay times, which have a fixed 1:1000 ratio. For most applications, these time constants should be coordinated with the base-band time constant. For a given base-band capacitor CBBO, the capacitor value CPKD is: CPKD = 0.33* CBBO, where CBBO and CPKD are in pF A ±10% ceramic capacitor should be used at this pin. This time constant will vary between tPKA and 1.5* tPKA with variations in supply voltage, temperature, etc. The capacitor is driven from a 200 ohm "attack" source, and decays through a 200 K load. The peak detector is used to drive the "dB-below-peak" data slicer and the AGC release function. The AGC hold-in time can be extended beyond the peak detector decay time with the AGC capacitor, as discussed above. Where low data rates and OOK modulation are used, the "dB-below-peak" data slicer and the AGC are optional. In this case, the PKDET pin and the THLD2 pin can be left unconnected, and the AGC pin can be connected to Vcc to reduce the number of external components needed. The peak detector capacitor is discharged in the receiver power-down (sleep) mode.
5	BBOUT	BBOUT is the receiver base-band output pin. This pin drives the CMPIN pin through a coupling capacitor CBBO for internal data slicer operation. The time constant tBBC for this connection is: tBBC = 0.064*CBBO, where tBBC is in µs and CBBO is in pF A ±10% ceramic capacitor should be used between BBOUT and CMPIN. The time constant can vary between tBBC and 1.8*tBBC with variations in supply voltage, temperature, etc. The optimum time constant in a given circumstance will depend on the data rate, data run length, and other factors as discussed in the ASH Transceiver Designer's Guide. A common criteria is to set the time constant for no more than a 20% voltage droop during SPMAX. For this case: CBBO = 70*SPMAX, where SPMAX is the maximum signal pulse width in µs and CBBO is in pF. The output from this pin can also be used to drive an external data recovery process (DSP, etc.). The nominal output impedance of this pin is 1 K. When the receiver RF amplifiers are operating at a 50%-50% duty cycle, the BBOUT signal changes about 10 mV/dB, with a peak-to-peak signal level of up to 685 mV. For lower duty cycles, the mV/dB slope and peak-to-peak signal level are proportionately less. The signal at BBOUT is riding on a 1.1 Vdc value that varies somewhat with supply voltage and temperature, so it should be coupled through a capacitor to an external load. A load impedance of 50 K to 500 K in parallel with no more than 10 pF is recommended. When an external data recovery process is used with AGC, BBOUT must be coupled to the external data recovery process and CMPIN by separate series coupling capacitors. The AGC reset function is driven by the signal applied to CMPIN. When the receiver is in power-down (sleep) mode, the output impedance of this pin becomes very high, preserving the charge on the coupling capacitor.
6	CMPIN	This pin is the input to the internal data slicers. It is driven from BBOUT through a coupling capacitor. The input impedance of this pin is 70 K to 100 K.
7	RXDATA	RXDATA is the receiver data output pin. This pin will drive a 10 pF, 500 K parallel load. The peak current available from this pin increases with the receiver low-pass filter cutoff frequency. In the power-down (sleep) mode, this pin becomes high impedance. If required, a 1000 K pull-up or pull-down resistor can be used to establish a definite logic state when this pin is high impedance. If a pull-up resistor is used, the positive supply end should be connected to a voltage no greater than Vcc + 200 mV.
8	NC	This pin may be left unconnected or may be grounded.


Pin Descriptions (cont.)

Pin	Name	Description
9	LPFADJ	This pin is the receiver low-pass filter bandwidth adjust. The filter bandwidth is set by a resistor RLPF between this pin and ground. The resistor value can range from 330 K to 820 ohms, providing a filter 3 dB bandwidth fLPF from 4.5 kHz to 1.8 MHz. The resistor value is determined by: RLPF = 1445/ fLPF, where RLPF is in kilohms, and fLPF is in kHz A $\pm 5\%$ resistor should be used to set the filter bandwidth. This will provide a 3 dB filter bandwidth between fLPF and 1.3* fLPF with variations in supply voltage, temperature, etc. The filter provides a three-pole, 0.05 degree equiripple phase response. The peak drive current available from RXDATA increases in proportion to the filter bandwidth setting.
10	GND2	GND2 is an IC ground pin. It should be connected to GND1 by a short, low inductance trace.
11	RREF	RREF is the external reference resistor pin. A 100 K reference resistor is connected between this pin and ground. A ±1% resistor tolerance is recommended. It is important to keep the total capacitance between ground, VCC and this node to less than 5 pF to maintain current source stability. If THLD1 and/or THDL2 are connected to RREF through resistor values less that 1.5 K, their node capacitance must be added to the RREF node capacitance and the total should not exceed 5 pF.
12	THLD2	THLD2 is the "dB-below-peak" data slicer (DS2) threshold adjust pin. The threshold is set by a 0 to 200 K resistor R_{TH2} between this pin and RREF. Increasing the value of the resistor decreases the threshold below the peak detector value (increases difference) from 0 to 120 mV. For most applications, this threshold should be set at 6 dB below peak, or 60 mV for a 50%-50% RF amplifier duty cycle. The value of the THLD2 resistor is given by: $R_{TH2} = 1.67*V$, where R_{TH2} is in kilohms and the threshold V is in mV A $\pm 1\%$ resistor tolerance is recommended for the THLD2 resistor. Leaving the THLD2 pin open disables the dB-below-peak data slicer operation.
13	THLD1	The THLD1 pin sets the threshold for the standard data slicer (DS1) through a resistor R_{TH1} to RREF. The threshold is increased by increasing the resistor value. Connecting this pin directly to RREF provides zero threshold. The value of the resistor depends on whether THLD2 is used. For the case that THLD2 is not used, the acceptable range for the resistor is 0 to 100 K, providing a THLD1 range of 0 to 90 mV. The resistor value is given by: $R_{TH1} = 1.11^*V$, where R_{TH1} is in kilohms and the threshold V is in mV For the case that THLD2 is used, the acceptable range for the THLD1 resistor is 0 to 200 K, again providing a THLD1 range of 0 to 90 mV. The resistor value is given by: $R_{TH1} = 2.22^*V$, where R_{TH1} is in kilohms and the threshold V is in mV A $\pm 1\%$ resistor tolerance is recommended for the THLD1 resistor. Note that a non-zero DS1 threshold is required for proper AGC operation.
14	PRATE	The interval between the falling edge of an ON pulse to the first RF amplifier and the rising edge of the next ON pulse to the first RF amplifier t _{PRI} is set by a resistor R _{PR} between this pin and ground. The interval t _{PRI} can be adjusted between 0.1 and 5 μ s with a resistor in the range of 51 K to 2000 K. The value of R _{PR} is given by: R _{PR} = 404* t _{PRI} + 10.5, where t _{PRI} is in μ s, and R _{PR} is in kilohms A ±5% resistor value is recommended. When the PWIDTH pin is connected to VCC through a 1 M resistor, the RF amplifiers operate at a nominal 50%-50% duty cycle, facilitating high data rate operation. In this case, the period t _{PRC} from start-to-start of ON pulses to the first RF amplifier is controlled by the PRATE resistor over a range of 0.1 to 1.1 μ s using a resistor of 11 K to 220 K. In this case the value of R _{PR} is given by: R _{PR} = 198* t _{PRC} - 8.51, where t _{PRC} is in μ s and R _{PR} is in kilohms A ±5% resistor value should also be used in this case. Please refer to the <i>ASH Transceiver Designer's Guide</i> for additional amplifier duty cycle information. It is important to keep the total capacitance between ground, VCC and this pin to less than 5 pF to maintain stability.
15	PWIDTH	The PWIDTH pin sets the width of the ON pulse to the first RF amplifier t _{PW1} with a resistor R _{PW} to ground (the ON pulse width to the second RF amplifier t _{PW2} is set at 1.1 times the pulse width to the first RF amplifier). The ON pulse width t _{PW1} can be adjusted between 0.55 and 1 µs with a resistor value in the range of 200 K to 390 K. The value of R _{PW} is given by: R _{PW} = 404* t _{PW1} - 18.6, where t _{PW1} is in µs and R _{PW} is in kilohms A ±5% resistor value is recommended. When this pin is connected to VCC through a 1 M resistor, the RF amplifiers operate at a nominal 50%-50% duty cycle, facilitating high data rate operation. In this case, the RF amplifier ON times are controlled by the PRATE resistor as described above. It is important to keep the total capacitance between ground, VCC and this node to less than 5 pF to maintain stability. When using the high data rate operation with the sleep mode, connect the 1 M resistor between this pin and CNTRL1 (Pin 17), so this pin is low in the sleep mode.
16	VCC2	VCC2 is the positive supply voltage pin for the receiver RF section. This pin must be bypassed with an RF capacitor, which may be shared with VCC1. VCC2 must also be bypassed with a 1 to 10 μF tantalum or electrolytic capacitor.

Pin Descriptions (cont.)

Pin	Name	Description
17	CNTRL1	CNTRL1 and CNTRL0 select the receiver modes. CNTRL1 and CNTRL0 both high place the unit in the receive mode. CNTRL1 and CNTRL0 both low place the unit in the power-down (sleep) mode. CNTRL1 is a high-impedance input (CMOS compatible). An input voltage of 0 to 200 mV is interpreted as a logic low. An input voltage of Vcc - 200 mV or greater is interpreted as a logic high. An input voltage greater than Vcc + 200 mV should not be applied to this pin. A logic high requires a maximum source current of 40 µA. Sleep mode requires a maximum sink current of 1 µA. This pin must be held at a logic level; it cannot be left unconnected. At turn on, the voltage on this pin and CNTRL0 should rise with VCC until VCC reaches 2.7 Vdc (receive mode). Thereafter, the sleep mode can be selected.
18	CNTRL0	CNTRL0 is used with CNTRL1 to control the receiver modes. CNTRL0 is a high-impedance input (CMOS compatible). An input voltage of 0 to 200 mV is interpreted as a logic low. An input voltage of Vcc - 200 mV or greater is interpreted as a logic high. An input voltage greater than Vcc + 200 mV should not be applied to this pin. A logic high requires a maximum source current of 40 μ A. Sleep mode requires a maximum sink current of 1 μ A. This pin must be held at a logic level; it cannot be left unconnected. At turn on, the voltage on this pin and CNTRL1 should rise with VCC until VCC reaches 2.7 Vdc (receive mode). Thereafter, the sleep mode can be selected.
19	GND3	GND3 is an IC ground pin. It should be connected to GND1 by a short, low inductance trace.
20	RFIO	RFIO is the receiver RF input pin. This pin is connected directly to the SAW filter transducer. Antennas presenting an impedance in the range of 35 to 72 ohms resistive can be satisfactorily matched to this pin with a series matching coil and a shunt matching/ESD protection coil. Other antenna impedances can be matched using two or three components. For some impedances, two inductors and a capacitor will be required. A DC path from RFIO to ground is required for ESD protection.





Dimension		mm		Inches			
Dilliension	Min	Nom	Max	Min	Nom	Max	
А	9.800	10.033	10.135	.388	.395	.400	
В	6.650	6.858	6.985	.261	.270	.275	
С	1.735	1.930	2.032	.068	.076	.080	
D	1.645	1.778	1.905	.064	.070	.075	
E	0.381	0.508	0.635	.015	.020	.025	
F	0.889	1.016	1.143	.035	.040	.045	
G	3.175	3.302	3.429	.125	.130	.135	
Н	1.360	1.524	1.651	.055	.060	.065	

NOTE: Specifications subject to change without notice.