

TRC102 Range Test at 433.92MHz

By Scott Shoaf, RFIC Product Engineer, RF Monolithics, Dallas, TX

Disclaimer: This test is intended to provide a benchmark for range performance of the TRC102. Each operating environment will differ with each having unique obstacles for RF propagation to contend with.

The TRC102 has +7dBm (5mW) of output power and the best receive sensitivity of our RFIC line of short range radios. The performance at 433.92 MHz is used as a baseline for range test characterization between 315MHz and 916MHz. From this, one can gain an idea of how much line-of-sight range to expect depending upon the frequency of operation and the operating environment.

In the U.S., FCC part 15 limits transmission output power to 0dBm (1mW) for short range, unlicensed radio applications. The output power of the TRC102 is adjustable which allows for testing and operation at other power levels. Since the FCC limit is 0dBm, the output power on the TRC102 was adjusted down -6dB from the peak power level.

The setup parameters for the Transmitter, using the RFDA, were as follows:

Freq – 433.92MHz
Oscillator Enabled
Synthesizer Enabled
Clock Output Disabled
Pin 8 – Data Detector Output
PLL Dithering On
Crystal Load – 8.5pF
FSK Deviation – 15kHz
Pout - -6dB (0 dBm)
Polarity of Modulation – Fo+df
Clock Buffer Slew - >5MHz
Data Rate – 2400 (19200)
-Prescaler Enabled (Disabled)
-R=17

For the above Transmitter settings, the respective register values are as follows:

Configuration - 0x8010
Frequency setting - 0xA620
Power Management - 0x8219 (Transmitter Off), 0x8239 (Transmitter On)
Receiver Setting - N/A
Transmitter Setting - 9800
Synch Character - 0xCEE2
PLL Command - 0xCC06
AFC Command - 0xC4E7
Data Rate Command - 0xC691
Data Filter Command - N/A
FIFO Buffer Cmd - N/A

The setup parameters for the Receiver, using the RFDA, were as follows:

```
Freq - 433.92MHz
Oscillator Enabled
Synthesizer Enabled
Clock Output Disabled
Pin 8 - Data Detector Output
PLL Dithering On
Crystal Load - 8.5pF
LNA Gain - Max
DRSSI - -103dBm
Baseband BW – 67kHz
Valid Data Detector - Medium
Synch Charac Byte – E2 (Programmable)
Clock Buffer Slew - >5MHz
AFA Enabled
   -Fine Mode Enabled
   -Mode – Auto, keep offset
   -Tuning - +7/-8 Fres
   -Output Enabled
Data Rate - 2400 (19200)
   -Prescaler Enabled (Disabled)
   -R=17
Data Filter
   -Clock Recovery - Slow
   -Filter Type - Digital LPF
   -DQD - 4
FIFO Buffer
   -Enable Synch Latch
   -Disable Sensitive Reset
   -FIFO Fill Start - Synch Pattern
   -FIFO IT level – 8
```

For the above Receiver settings, the respective register values are as follows:

Configuration - 0x8010
Frequency setting - 0xA620
Power Management - 0x82D9 (Receive and Baseband On)
Receiver Setting - 0x95C0
Transmitter Setting - N/A
Synch Character - 0xCEE2
PLL Command - 0xCC06
AFC Command - 0xC4E7
Data Rate Command - 0xC691
Data Filter Command - 0xCA83


All tests were conducted using the antenna soldered to a DR-TRC102-433 evaluation board. The data rate was configured to <u>2.4kbps</u>. A data payload of 35 bytes was transmitted, including a 2 byte preamble.

The first test uses a simple $\lambda/4$ monopole at 433.92MHz on both transmitter and receiver. The transmitter was mounted at a height of 3m (10ft). The receiver was held at 1.5m high as the distance between the two were increased. A line-of-sight range of 675m (2217ft) was achieved using the monopole antenna.

The second test uses Murata's loaded monopole at 433.92MHz on both transmitter and receiver. This is the same antenna used on the DR-1300A-DK ASH Development Kit. The transmitter was mounted at a height of 3m (10ft). The receiver was also held at 1.5m high as the distance between the two were increased. A line-of-sight range of 725m (2376ft) was achieved using the loaded monopole antenna.

This data shows that operating the TRC102 at max power (+7dBm), a range of >1000m is achievable.

The evaluation boards were not specifically designed to optimize use with an antenna. The evaluation board does not provide a "balanced" ground plane for use with a monopole antenna structure, thus, a PCB design that is optimized for a monopole, using a λ 4 radiating element centered in a ground plane, would theoretically give an additional range of 15-30m (50-100ft).



Range	λ/4 Monopole	End Loaded Monopole
Max	>1000m	>1000m
+0dBm	675m(2271ft)	725m (2376ft)

Receiver Range Test Assembly Code for C8051F330:

\$include (c8051f330.inc) ;-- Bit Addressable RXFLG EQU 00H ;RX FLAG AT REG 20H, BIT 0 STATFLG EQU ;STATUS READ FLAG AT REG 20H, BIT 1 01H ;-- Byte Addressable HIGHBYTE EQU 21H ;HIGH BYTE OF IC WORD LOWBYTE EQU :LOW BYTE OF IC WORD 22H TBLOFF EQU 23H ;Table offset value CNT FOU 24H :byte count ;CHECKSUM HIGH BYTE CHKSMH EQU 25H **RXBUF** ;RX BUFFER AREA TO 46h FQU 26H :PORT 0--;O LED 1 P/P 0 **RXLED** EQU P0.0 1 P/P ACKLED EQU P0.1 :O LED 0 1 P/P SLPLED EQU P0.2 ;O LED 0 TXLED EQU P0.3 O LED 1 P/P 0 RS232TX EQU P0.4 :0 1 P/P P0.5 0 O/D 1 RS232RX EQU ;| SCK EQU P0.6 ;0 1 P/P 0 SDO P0.7 EQU ;I 0 O/D 1 :PORT 1-----SDI EQU 0; 1 P/P 0 P1.0 P1.1 1 P/P SEL EQU ;0 IRQ EQU 0 O/D 1 ;1 P1.3 **FSEL** EQU ;0 1P/P 0 ;LED EQU P1.3 ;O LED P1.4 **FFULL** EQU 0 O/D 1 ;1 RSSI EQU P1.5 0 O/D 1 P1.6 **DDET** EQU ;I (or INT) 0 O/D 1 **RNGTST** EQU P1.7 0 O/D 1 ORG 00h LJMP MAIN ORG 0FFh ;----- Initialization functions -----MAIN: mov PCA0MD, #00h Port_IO_Init: mov P0MDOUT, #05Fh ;0101 1111 mov P1MDOUT, #0Bh;0000 1011 mov P0SKIP, #00Fh #0B0h ;1011 0000 mov P0, P1, #0F6h ;1111 0110 mov P2, #000h mov mov XBR0, #003h :0000 0011 mov XBR1, #040h ;0100 0000 Timer1_Init: mov TMOD, #021h ;TMR1 Mode 2(2 8-bit), TMR0 Mode 1(16-bit) mov TH1, #0CBh ;UART Reload value for 19.2Baud MOV TL1, #0CBH ;INIT TMR1 ;SYSCLK/12 mov CKCON, #00h UART_Init: mov SCON0, #030h :RXEN,RX INT active on stop bit SPI_Init: mov SPI0CFG, #047h

```
mov SPI0CN, #0Fh
 mov SPIOCKR, #000H
                         :CLK = 3.06/2 = 1.5 MHz
Oscillator Init:
 mov OSCICN, #80h
                         ;SYSCLK = 24.5 MHz/8 = 3.0MHz
Interrupts_Init:
 mov
         PCA0MD,#00h
 MOV
         EIE1.#80h
 SETB
         PSPI0
 SETB
         FΑ
R0,#00h
                         :CLEAR REGISTERS
   mov
            R1,#00h
   mov
            R2.#00h
   mov
            R3,#00h
   mov
   mov
            R4,#00h
            R5,#00h
   mov
            R6.#00h
   mov
            R7,#00h
   mov
   CLR
            STATFLG
   CLR
            RXFLG
;Flash LED's ON STARTUP
   SETB
            RXLED
                         ;TURN ON LED
                            ;TMR0 ENABLED
   SETB
            TR0
NXT:
   JNB
            TF0,NXT
                         ;WAIT TIL TMR OVERFLOW THEN JUMP
   CLR
            TF0
                         ;CLEAR OVERFLOW FLAG
            TXLED
   SETB
                         ;TURN ON LED
NXT1:
   JNB
            TF0.NXT1
                         :WAIT TIL TMR OVERFLOW THEN JUMP
   CLR
            TF0
                         ;CLEAR OVERFLOW FLAG
            ACKLED
                            ;TURN ON LED
   SETB
NXT2:
   JNB
            TF0,NXT2
                         ;WAIT TIL TMR OVERFLOW THEN JUMP
   CLR
            TF0
                         ;CLEAR OVERFLOW FLAG
            SLPLED
   SETB
                            :TURN ON LED
NXT3:
                         :WAIT TIL TMR OVERFLOW THEN JUMP
   JNB
            TF0,NXT3
   CLR
            TF0
                         ;CLEAR OVERFLOW FLAG
            RXLED
   CLR
   CLR
            TXLED
   CLR
            ACKLED
                            ;TURN OFF LED
   CLR
            SLPLED
   CLR
            TR0
                               ;TMR0 DISABLED
;TEST IF JUMPER INSTALLED FOR DATA RATE
   JNB
            RNGTST,CFG2
;Configure Device FOR 2.4KBPS
CFG1:
            XBR1,#0C0h
                               ;DIS WEAK PULLUPS
  mov
                               ;LOAD BYTE COUNT
            CNT,#0Dh
   mov
            DPTR,#RXSETUP2400
                                  :load table pointer
  mov
                               ;set offset value
            TBLOFF,#0
   mov
A1: mov
            A,TBLOFF
                               ;load offset value
            R1,#HIGHBYTE
                               load buffer with HIGHBYTE ADDRESS
  mov
            A,@A+DPTR :load table byte
   movc
            @R1,A
                                   ;...into buffer
   mov
   inc
            TBLOFF
                                   ;incr offset
                                   incr buffer to LOWBYTE ADDRESS
            R1
   inc
```

```
A,TBLOFF
                               ;load offset value
   mov
            A,@A+DPTR ;load table byte
   movc
            @R1,A
   mov
                                  ;...into buffer
            TBLOFF
   inc
   MOV
            SPI0CN,#009h ;SET nSEL LOW (CHIP SELECT)
            SPISEND
                               ;DO ACTÙAL SPI TRANŚACTION
   ACALL
            SPI0CN,#00Dh; SET nSEL HIGH (DESELECT CHIP)
   MOV
                            :DECREMENT BYTE COUNTER
   dinz
            CNT,A1
   SJMP
            START
Configure Device 19.2KBPS
CFG2:
               XBR1,#0C0h
                                  :DIS WEAK PULLUPS
      mov
      mov
               CNT,#0Dh
                                  ;LOAD BYTE COUNT
               DPTR,#RXSETUP19200
                                        ;load table pointer
      mov
      mov
               TBLOFF,#0
                                  ;set offset value
                               :load offset value
RA1:
               A,TBLOFF
      mov
               R1,#HIGHBYTE
                                  ;load buffer with HIGHBYTE ADDRESS
      mov
               A,@A+DPTR ;load table byte
      move
                                      into buffer;
      mov
               @R1,A
      inc
               TBLOFF
                                      ;incr offset
                                      ;incr buffer to LOWBYTE ADDRESS
      inc
               R1
      mov
               A.TBLOFF
                                  :load offset value
               A,@A+DPTR ;load table byte
      movc
      mov
               @R1,A
                                     into buffer
               TBLOFF
      inc
      MOV
               SPI0CN,#009h ;SET nSEL LOW (CHIP SELECT)
      ACALL
               SPISEND
                                  ;DO ACTUAL SPI TRANSACTION
      MOV
               SPI0CN,#00Dh ;SET nSEL HIGH (DESELECT CHIP)
                                  ;DECREMENT BYTE COUNTER
               CNT,RA1
      dinz
START:
      CLR
                                        ;CLEAR ACC
               CHKSMH
                                     :CLEAR CHECKSUM HIGH BYTE
      CLR
                                  ;LOAD BYTE COUNT
      MOV
               CNT,#1FH
      MOV
               R1,#RXBUF
                                   :LOAD ADDR OF FIRST BUFFER LOC
XX1:
      JNB
               DDET,XX1
                                  ;WAIT FOR VALID DATA
      JNB
               FFULL,Z1
                                  ;TEST IF DATA IN FIFO READY
71:
;BEGIN DATA RX
**REFER TO RECOMMENDED READ PROCESS IN DATASHEET
; 1-PULL nCS "HIGH"
 2-PULL FSEL "LOW"
 3-WAIT FOR FINT TO GO "HIGH" INDICATING RX DATA RDY
 4-WRITE A DUMMY BYTE TO THE SPI AND READ FIFO DATA BACK
UNO:
      SETB
               ACKLED
      MOV
               SPI0DAT,#00H
                               ;WRITE DUMMY BYTE TO SPI
WAIT3:
      JNB
               SPIF, WAIT3
                               :WAIT FOR SPI DONE
               SPIF
      CLR
                                  ;RESET FLAG
      MOV
               @R1,SPI0DAT
                               :WRITE BYTE TO RX BUFFER LOC
      INC
               R1
               CNT,Z1
                               ;DECREMENT COUNT. BAIL IF ALL BYTES RX
      DJNZ
                                  ;IF ALL BYTES READ THEN COMPARE
      LJMP
               COMPARE
;COMPARE THE RX DATA TO DATA IN MEMORY
COMPARE:
                                  :COMPARE READ VALUES TO THOSE IN MEM
               CNT,#1Eh
                                  :LOAD RX DATA COUNTER
      mov
               R1,#RXBUF
                                     ;load table pointer
      mov
      mov
               DPTR,#TXDATA
                                  ;load table pointer
      CLR
               Α
```

```
HERE:
     MOVC
              A,@A+DPTR
              B,@R1
     mov
              A,B,RESTART
     CJNE
     INC
              DPTR
     INC
              R1
      CLR
     DJNZ
              CNT,HERE
     ;FLASH GREEN LED IF DATA GOOD
 .....
     SETB
              SLPLED
                            ;TURN ON LED
     MOV
              TL0.#00H
     MOV
              TH0,#0E0H
              TR0
                             ;TMR0 ENABLED
     SFTB
;CLEAR BUFFER
                             :LOAD BYTE COUNT
     MOV
              CNT,#20h
              R1,#RXBUF
                                ;LOAD ADDR OF FIRST BUFFER LOC
     MOV
X2: MOV
              @R1,#00h
     INC
              R1
     DJNZ
              CNT,X2
;--- THIS RESETS THE SYNCH CHARAC RECOGNITION -----
              HIGHBYTE.#0CAH
     mov
              LOWBYTE,#81H ;LOAD FIFO/RESET CONFIG REG
     MOV
     MOV
              SPI0CN,#009h ;SET nSEL LOW (CHIP SELECT)
              SPISEND
                                ;CLEAR SYNCH CHAR RECOG
     ACALL
     MOV
              SPIOCN,#00Dh; SET nSEL HIGH (DESELECT CHIP)
              LOWBYTE,#83H ;LOAD FIFO/RESET CONFIG REG
     MOV
     MOV
              SPI0CN,#009h ;SET nSEL LOW (CHIP SELECT)
              SPISEND
                                ;RESET FIFO FILL ON SYNCH CHAR
     ACALL
     MOV
              SPIOCN,#00Dh; SET nSEL HIGH (DESELECT CHIP)
-----
              TF0,WT
WT:
                             ;WAIT TIL TMR OVERFLOW THEN JUMP
      JNB
     CLR
              TF0
                             :CLEAR OVERFLOW FLAG
     CLR
              SLPLED
                             ;TURN OFF LED
     CLR
              TR0
YR1:
     JB
              DDET,YR1
                          ;WAIT FOR VALID DATA INACTIVE
                             :TURN OFF LED
     CI R
              ACKLED.
     LJMP
              START
       FLASH RED LED IF BAD DATA
RESTART:
                          ;CLEAR BUFFER AND FLASH ERR LED
     SETB
              TXLED
                         TURN ERR LED ON
     MOV
              TL0,#00H
     MOV
              TH0,#0C0H
     SETB
              TR0
                                ;TMR0 ENABLED
:CLEAR BUFFER
RST:
     MOV
              CNT,#20h
                             :LOAD BYTE COUNT
              R1.#RXBUF
                                ;LOAD ADDR OF FIRST BUFFER LOC
     MOV
X1:
     MOV
              @R1,#00h
     INC
              R1
     DJNZ
              CNT,X1
:--- THIS RESETS THE SYNCH CHARAC RECOGNITION -----
           HIGHBYTE,#0CAH
  mov
  MOV
           LOWBYTE,#81H ;LOAD FIFO/RESET CONFIG REG
  MOV
           SPIOCN,#009h ;SET nSEL LOW (CHIP SELECT)
  ACALL
                             CLEAR SYNCH CHAR RECOG
           SPIOCN,#00Dh ;SET nSEL HIGH (DESELECT CHIP)
  MOV
  MOV
           LOWBYTE,#83H ,LOAD FIFO/RESET CONFIG REG
           SPIOCN,#009h ;SET nSEL LOW (CHIP SELECT)
  MOV
  ACALL
           SPISEND
                             RESET FIFO FILL ON SYNCH CHAR
           SPIOCN,#00Dh; SET nSEL HIGH (DESELECT CHIP)
  MOV
WT2:
```

```
JNB
              TF0,WT2
                             ;WAIT TIL TMR OVERFLOW THEN JUMP
                             CLEAR OVERFLOW FLAG
     CLR
              TF0
     CLR
              TXLED
                             ;TURN OFF ERR LED
     CLR
              TR0
XR1:
     JB
              DDET,XR1
                          ;WAIT FOR VALID DATA INACTIVE
     CLR
              ACKLED
     LJMP
              START
SPISEND:
      ;(Chip Select already LOW)
              SPI0DAT, HIGHBYTE
     MOV
                                   ;WRITE HIGH BYTE TO SPI
WAIT4:
              SPIF,WAIT4
                                   ;WAIT FOR SPI TO FINISH FIRST XFER,LOOP IF STILL BUSY
     JNB
     CLR
              SPIF
                                      ;CLEAR SPI INT FLAG TO PROCEED
              SPI0DAT,LOWBYTE
                                   ;WRITE LOW BYTE TO SPI
     MOV
WAIT5:
      JNB
              SPIF,WAIT5
                                      :WAIT FOR SPI TO FINISH 2ND XFER.LOOP IF STILL BUSY
              SPIF
                                      CLEAR SPI INT FLAG TO PROCEED
     CLR
RTRN:
     CLR
              ACKLED
     RET
RXSETUP2400:
     DB 80h
     DB 67h
              ;config reg
     DB 0A6h
     DB 40h
              ;Freq set
     DB 96H
     DB 0a0H
              ;RX set
     DB 98h
     DB 00h
              ;TX set
     DB 0CEh
     DB 0D4H
              ;Synch Char
     DB 0CCh
     DB 06h
              ;PLL cmd
     DB 0C6h
     DB 91h
              ;Data Rate 2.4Kbps
     DB 0C4h
     DB 0D7h
              ;AFA
     DB 0CAh
     DB 83h
              ;RX FIFO (FILL ALWAYS 87H) (SYNCH CHAR 83H)
     DB 0C2h
              ;Baseband Filter
     DB 2Ch
     DB 82h
     DB 0D9h
              ;Pwr mng
                          ;TURN ON RX
     DB 82h
     DB 049h
              ;Pwr mng
                          ;TURN OFF SYNTH (CALIBRATE)
     DB 82h
     DB 0D9h
             ;Pwr mng
                          ;TURN ON SYNTH (CALIBRATE)
RXSETUP19200:
```

Copyright © Murata Manufacturing Co., Ltd. All Rights Reserved. 2007 TRC102 Range Test 01/19/17 8 of 16

DB 80h

```
DB 67h
                  ;config reg
       DB 0A6h
       DB 40h
                 ;Freq set
       DB 96H
       DB 0C0H ;RX set
       DB 98h
       DB 00h
                  ;TX set
       DB 0CEh
       DB 0D4H ;Synch Char
       DB 0CCh
       DB 06h
                  ;PLL cmd
       DB 0C6h
       DB 11h
                  ;Data Rate 19.2Kbps
       DB 0C4h
       DB 0D7h
                ;AFA
       DB 0CAh
       DB 83h
                  ;RX FIFO (FILL ALWAYS 87H) (SYNCH CHAR 83H)
       DB 0C2h
       DB 2Ch
                  ;Baseband Filter
       DB 82h
       DB 0D9h
                 ;Pwr mng
       DB 82h
       DB 0C9h
                 ;Pwr mng
                                ;TURN OFF SYNTH (CALIBRATE)
       DB 82h
                                ;TURN ON SYNTH (CALIBRATE)
       DB 0D9h ;Pwr mng
TXDATA:
       DB ''
       DB 'R'
       DB 'F'
       DB 'M'
DB ''
       DB 'R'
       DB 'F'
       DB 'I'
       DB 'C'
       DB 'R'
       DB 'A'
       DB 'N'
       DB 'G'
       DB 'E'
       DB ''
DB 'T'
       DB 'E'
       DB 'S'
       DB 'T'
DB ''
       DB '4'
       DB '3'
      DB '3'
DB '.'
DB '9'
       DB '2'
DB ''
       DB 'M'
       DB 'H'
```

DB 'z'

END

Transmitter Range Test Assembly Code for C8051F330:

```
$include (c8051f330.inc)
:-- Bit Addressable
             EQU
RXFLG
                        00H
                                   ;RX FLAG AT REG 20H, BIT 0
STATFLG
             EQU
                        01H
                                   ;STATUS READ FLAG AT REG 20H, BIT 1
:-- Byte Addressable
                                  ;HIGH BYTE OF IC WORD
HIGHBYTE
                        21H
             FQU
LOWBYTE
                                   LOW BYTE OF IC WORD
             EQU
                        22H
TBLOFF
             EQU
                                   :Table offset value
                        23H
CNT
             EQU
                        24H
                                  ;byte count
:PORT 0-----
             EQU
                        P0.0 ;O LED
                                             1 P/P
RXLED
                                                       0
ACKLED
             EQU
                        P0.1 ;O LED
                                             1 P/P
                                                    0
SLPLED
             FQU
                        P0.2 ;O LED
                                         1 P/P
                                                    0
TXLED
             EQU
                        P0.3 ; O LED
                                         1 P/P
RS232TX
             EQU
                        P0.4
                               ;0
                                                1 P/P
                                                           1
RS232RX
             EQU
                        P0.5
                               ;I
                                                0 O/D
                                                           1
SCK
             EQU
                        P0.6
                               ;0
                                                1 P/P
                                                           0
SDO
             EQU
                        P0.7
                               ;1
                                                0 O/D
                                                           1
:PORT 1-----
SDI
             EQU
                        P1.0
                               ;0
                                                1 P/P
                                                           0
SEL
                        P1.1
                               :0
                                                1 P/P
             FQU
                                                           1
IRQ
             EQU
                        P1.2
                               ;1
                                                0 O/D
                                                           1
FSEL
             EQU
                        P1.3
                               :0
                                                1 P/P
                                                           1
;LED
             EQU
                        P1.3
                               ;O LED
                        P1.4
DCLK
             EQU
                                                0 O/D
                                                           1
                               -1
                        P1.5
RSSI
             EQU
                               ;1
                                                0 O/D
                                                           1
                               ;I (or INT) 0 O/D
VDDET
             EQU
                        P1.6
             EQU
                                                0 O/D
RNGTST
                        P1.7
                                                           1
   ORG
             00h
   LJMP
          MAIN
   ORG
             73H
                           ;TMR3 interrupt
   LJMP
          INTT
   ORG
             0FFh
;**** UART ISR ***
 THE TRANSMIT IS PERFORMED ON A TIMER INTERRUPT.
INTT:
             TMR3CN,#00h
                               ;TMR3 OFF
   mov
;Transmit Packet
;Turn on Transmitter and begin TX preamble while loading other data
             HIGHBYTE,#82h
                                  ;load SPI address
   mov
             LOWBYTE,#39h
                                   ;Load SPI data, Turn on TX
   mov
                                   SET nSEL LOW (CHIP SELECT)
   MOV
             SPI0CN,#009h
   ACALL
             SPISEND
             TXLED
   SFTB
                                  :Turn on LED
;Begin loading data payload
             HIGHBYTE,#0B8h
                                   ;load address of TX reg
   mov
   MOV
             SPI0DAT, HIGHBYTE
                                  ;ADDRESS THE TX REG
W2:JNB
             SPIF,W2
                                   ;WAIT FOR SPI TO FINISH
             SPIF
                                   CLEAR SPI INT FLAG
   CLR
   mov
             CNT,#25h
                                   ;load byte count(35)
             DPTR,#TXDATA
                                   ;load table pointer
   mov
   mov
             TBLOFF,#0
                                   ;set offset value
             A,TBLOFF
                                   ;load offset value
Z1: mov
             R1,#LOWBYTE
   mov
                                  ;load buffer pointer
             A.@A+DPTR
                                  :load table byte
   movc
   mov
              @R1,A
                                  ;..into LOWBYTE buffer
             TBLOFF
                                  ;incr offset
   inc
             SPI0DAT,LOWBYTE
                                      ;WRITE DATA BYTE TO SPI
   MOV
```

```
W3:
   JNB
            SPIF.W3
                                  :WAIT FOR SPI TO FINISH
   CLR
            SPIF
                                  ;CLEAR SPI INT FLAG
LP:
   JNB
            SDO,LP
                                  ;loop until next byte load
            CNT,Z1
   dinz
   MOV
            SPI0CN,#00Dh
                                  ;SET nSEL HIGH (DESELECT CHIP) TO WRITE TO NEW REGISTER
            HIGHBYTE,#82h
                                  :load address
   mov
                                  ;Load data, Turn OFF TX
   mov
            LOWBYTE,#19h
                                  ;SET nSEL LOW (CHIP SELECT)
   MOV
            SPI0CN,#009h
   ACALL
            SPISEND
            TXLED
                                  ;Turn off LED
   CLR
DN:
            TMR3CN,#04h
                                  ;TMR3 en
   mov
   MOV
            SPI0CN,#00Dh
                                  ;SET nSEL HIGH (DESELECT CHIP)
   RETI
                                  ;RETURN
;----- Initialization functions -----
MAIN:
            PCA0MD, #000h
   mov
            POMDOUT, #05Fh
                               :0101 1111
  mov
            P1MDOUT, #0Bh
                               ;0000 1011
   mov
   mov
            POSKIP, #00Fh
            P0, #0B0h
   mov
            P1, #0FEh
                              ;1111 1110
   mov
            P2, #000h
   mov
            XBR0, #003h
   mov
            XBR1, #040h
   mov
Timer1_Init:
            TMOD, #021h
                               ;TMR1 Mode 2(2 8-bit), TMR0 Mode 1(16-bit)
  mov
                               ;UART Reload value for 19.2Baud
                   #0CBh
   mov
            TH1,
   MOV
                  #0CBH
                               ;INIT TMR1
            TL1,
            CKCON, #00h
                               ;SYSCLK/12
   mov
   mov
            TCON, #040h
                               ;TMR1 En
Timer3_Init:
   MOV
            TMR3CN, #00h
                               ;TMR3 dis, TMR3 clk = 255.208kHz,TMR3 MODE 16-BIT AUTORELD
            TMR3RLH, #090h
   MOV
   MOV
            TMR3RLL, #00h
UART Init:
   mov
            SCON0,
                    #030h
                               ;RXEN,RX INT active on stop bit
SPI_Init:
            SPI0CFG, #040h
  mov
            SPI0CN, #00Dh
   mov
            SPIOCKR. #00H
   mov
Oscillator Init:
            OSCICN, #80h
                               ;SYSCLK = 24.5 MHz/8 = 3.06 MHz
   mov
Interrupts_Init:
  mov
            PCA0MD,#00h
   MOV
            EIE1,#80h
   SETB
            PSPI0
      SETB EA
R0,#00h
                           ;CLEAR REGISTERS
      mov
               R1,#00h
      mov
               R2.#00h
      mov
               R3,#00h
      mov
               R4,#00h
      mov
      mov
               R5,#00h
               R6,#00h
      mov
```

```
R7,#00h
      mov
      CLR
                STATFLG
      CLR
                RXFLG
;Flash LED's
      SETB
                RXLED
                             TURN ON LED
                             ;TMR0 ENABLED
      SETB
                TR0
NXT:
                             :WAIT TIL TMR OVERFLOW THEN JUMP
      JNB
                TF0,NXT
      CLR
                TF0
                             ;CLEAR OVERFLOW FLAG
                TXLED
                             :TURN ON LED
      SETB
NXT1:
      JNB
                TF0,NXT1
                             ;WAIT TIL TMR OVERFLOW THEN JUMP
      CLR
                TF0
                             ;CLEAR OVERFLOW FLAG
                ACKLED
      SETB
                             :TURN ON LED
NXT2:
                             ;WAIT TIL TMR OVERFLOW THEN JUMP
      JNB
                TF0,NXT2
      CLR
                             ;CLEAR OVERFLOW FLAG
                TF0
                SLPLED
                             :TURN ON LED
      SETB
NXT3:
      JNB
                TF0,NXT3
                             ;WAIT TIL TMR OVERFLOW THEN JUMP
      CLR
                             ;CLEAR OVERFLOW FLAG
                TF0
      CLR
                RXLED
                TXLED
      CLR
      CLR
                ACKLED
                             :TMR0 DISABLED
      CLR
                TR0
                CKCON,#000h
                                :SYSCLK/12
      mov
.***************
JNB
            RNGTST,CFG2
;Configure Device
CFG1:
            XBR1,#0C0h
                                ;disable port pullups
      mov
      mov
             CNT,#09h
                                ;load byte counter
            DPTR,#TXSETUP_PMAX
                                      ;load table pointer
      mov
            TBLOFF,#0
                                ;set offset value
      mov
A1:
            A.TBLOFF
                                :load offset value
      mov
      mov
            R1,#HIGHBYTE
                                ;load buffer pointer
            A,@A+DPTR
                                :load table byte
      movc
      mov
             @R1,A
                                ;...into buffer
                                incr offset
            TBLOFF
      inc
                                ;incr buffer
      inc
            R1
            A.TBLOFF
                                :load offset value
      mov
            A,@A+DPTR
      movc
                                ;load table byte
             @R1,A
                                ;...into buffer
      mov
             TBLOFF
      inc
      MOV
            SPI0CN,#009h
                                ;SET nSEL LOW (CHIP SELECT)
      ACALL SPISEND
      MOV
            SPI0CN,#00Dh
                             ;SET nSEL HIGH (DESELECT CHIP)
      djnz
            CNT,A1
                             ;decrement byte counter
      SJMP
            START
CFG2:
            XBR1,#0C0h
                                ;disable port pullups
      mov
            CNT,#09h
                                :load byte counter
      mov
            DPTR,#TXSETUP_0dBm
                                       ;load table pointer
      mov
             TBLOFF,#0
                                ;set offset value
      mov
YA1:
            A.TBLOFF
                                :load offset value
      mov
            R1,#HIGHBYTE
                                :load buffer pointer
      mov
                                load table byte
            A,@A+DPTR
      movc
      mov
             @R1,A
                                ;...into buffer
            TBLOFF
                                ;incr offset
      inc
```

```
inc
            R1
                              ;incr buffer
            A,TBLOFF
                              ;load offset value
      mov
            A,@A+DPTR
                              ;load table byte
      movc
            @R1,A
                              ;...into buffer
      mov
      inc
            TBLOFF
      MOV
            SPI0CN,#009h
                              ;SET nSEL LOW (CHIP SELECT)
      ACALL SPISEND
      MOV SPI0CN,#00Dh
                               ;SET nSEL HIGH (DESELECT CHIP)
      djnz
           CNT,YA1
                               ;decrement byte counter
START:
      mov
            TMR3CN,#04h
                              ;TMR3 en
IL:
      NOP
      SJMP IL
;**** READ CHIP STATUS *****
STATGO:
      SETB
               TXLED
                              :IF SET. CLEAR FLAG FIRST
      CLR
               STATFLG
               SPI0CN,#009h
                               ;SET nSEL LOW (CHIP SELECT)
      MOV
      MOV
               SPI0DAT,#00H
                              WRITE DUMMY BYTE TO SPI
WAITSS:
      JNB
               SPIF, WAITSS
               SPIF
      CLR
      MOV
               R0,SPI0DAT
                               ;WRITE HIGH BYTE TO BUFFER
      MOV
               SPI0DAT,#00H
                               ;WRITE DUMMY BYTE TO SPI
WAITZZ:
      JNB
               SPIF, WAITZZ
      CLR
               SPIF
               R1,SPI0DAT
                              ;WRITE LOW BYTE TO BUFFER
      MOV
SPISEND:
      ;(Chip Select already LOW)
      MOV
               SPI0DAT, HIGHBYTE
                                    ;WRITE HIGH BYTE TO SPI
WAIT4:
      JNB
               SPIF,WAIT4
                                  ;WAIT FOR SPI TO FINISH FIRST XFER,LOOP IF STILL BUSY
               SPIF
                                  :CLEAR SPI INT FLAG TO PROCEED
      CLR
               SPI0DAT,LOWBYTE
      MOV
                                     ;WRITE LOW BYTE TO SPI
WAIT5:
               SPIF,WAIT5
                                  ;WAIT FOR SPI TO FINISH 2ND XFER,LOOP IF STILL BUSY
      JNB
                                  CLEAR SPI INT FLAG TO PROCEED
               SPIF
      CLR
RTRN:
      CLR
               ACKLED
      RET
TXSETUP_PMAX: ;PMAX
      DB 80h
      DB 0A7h
                  ;config reg
      DB 0A6h
      DB 40h
               ;Freq set
      DB 82h
      DB 19h
               ;Pwr mng
      DB 98h
      DB 10h
               :TX set
      DB 0CEh
      DB 0E2h
               ;Synch Char
      DB 0CCh
      DB 06h
               ;PLL cmd
      DB 0C6h
               ;Data Rate 2400
      DB 91h
      DB 0CAh
```

```
DB 81h
                  ;Dis RESET
       DB 0C4H
       DB 0D7H ;AFA
TXSETUP_0dBm: ;0dBm
       DB 80h
       DB 0A7h
                 ;config reg
       DB 0A6h
       DB 40h
                  ;Freq set
       DB 82h
       DB 19h
                  ;Pwr mng
       DB 98h
       DB 10h
                  ;TX set
       DB 0CEh
       DB 0E2h
                  ;Synch Char
       DB 0CCh
                  ;PLL cmd
       DB 06h
       DB 0C6h
       DB 91H
                  ;Data Rate 2400
       DB 0CAh
       DB 81h
                  ;Dis RESET
       DB 0C4H
       DB 0D7H ;AFA
TXDATA:
       DB 0AAh
                      ;0
       DB 0AAh
                      ;0
                     ;0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F
       DB 0AAh
       DB 0AAh
       DB 2Dh
       DB 0D4h
                         'FOR TRC101 AND RXC101'
       DB ''
       DB 'R'
       DB 'F'
       DB 'M'
       DB ''
       DB 'R'
       DB 'F'
       DB 'I'
       DB 'C'
       DB 'R'
       DB 'A'
       DB 'N'
                      ;10
       DB 'G'
                      ;11
       DB 'E'
                      ;12
       DB ''
                      ;13
       DB 'T'
                      ;14
       DB 'E'
                      ;15
       DB 'S'
                      ;16
       DB 'T'
                      ;17
                      ;18
       DB '4'
                      ;19
       DB '3'
                      ;1A
       DB '3'
DB '.'
                      ;1B
                     ;1C
       DB '9'
                      ;1D
       DB '2'
                     ;1E
       DB ''
                      ;1F
       DB 'M'
                      ;20
       DB 'H'
                      ;21
```

DB 'z' ;22 DB 0DH ;23 DB 07H ;23 DB 98H ;24 DB 00H ;25

END