




QSPI# Option 2



PCM I2S interface mapping.



Murata, Inc.
4100 Midway Road, Suite 2050
Carrollton, TX 75007

Title
MicroSD

Size B	Document Number 801110	Rev PR2
-----------	---------------------------	------------

Date: Monday, February 27, 2017	Sheet 1 of 4
---------------------------------	--------------

FUSE MAP


0/1 0/1

QSPI	0	0	0	1	Reserved	DDRSMP: "000" : Default "001-111"		
MMC/eMMC	0	1	1	Fast Boot: 0 - Regular 1 - Fast Boot	SD/MMC Speed 0 - High 1 - Normal	Fast Boot Acknowledge Disable: 0 - Boot Ack Enabled 1 - Boot Ack Disabled	SD Power Cycle Enable 0 - No power cycle 1 - Enabled via USDHG_RST pad (uSDHC3 & 4 only)	SD Loopback Clock Source Sel(0) SDR50 and SDR104 only) 0 - through SD pad 1 - direct

QSPI	<i>Reserved</i>	HSPIHS: Half Speed Phase Selection 0: select sampling at non-inverted clock 1: select sampling at inverted clock	HSPIHSDLY: Half Speed Delay selection 0: one clock delay 1: two clock delay	FSPIFS: Full Speed Phase Selection 0: select sampling at non-inverted clock 1: select sampling at inverted clock	FSPIFSDLY: Full Speed Delay selection 0: one clock delay 1: two clock delay	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	<i>Reserved</i>	<i>Reserved</i>
MMC/eMMC		Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit DDR (MMC 4.4) 110 - 8-bit DDR (MMC 4.4) Else - reserved.		Port Select: 00 - eSDHC1 01 - eSDHC2 10 - Reserved 11 - Reserved		Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SD1 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	<i>Reserved</i>


Boot Configuration

00	Boot From Fuses
01	Serial Downloader
10	Internal Boot (Development)
11	Reserved




SOM 80x2



Assembly A-6000-1110
PCB FAB-801110 Rev PR2
PCB F-1080-1110 Rev PR2



TP for SOM MFG



BMOD TP for MFG TOOL



muRata Murata, Inc.
4100 Midway Road, Suite 2050
Carrollton, TX 75007

Title: CPU-SODIMM200

Size: Document Number 801110 Rev PR2

Date: Monday, February 27, 2017 Sheet 3 of 4

