



SN820X Wi-Fi Network Controller Module Family

Data Sheet

Version 1.3 September 20, 2013

Note: SyChip, LLC reserves the right to make changes in specifications at any time and without notice. The information furnished in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by SyChip, LLC for its use, nor any infringements of patents or other rights of third parties resulting from its use. No license is generated under any rights of SyChip, LLC or its supporters unless specifically





Revision History

Revision	Date	Author	Change Description
1.3	September 20, 2013	R Willett	Created separate data sheet combining SN8200/8200 UFL and SN8205/8205 UFL





Table of Contents

1 Introduction			ဝ
1.1 Model SN820X Module	Family		6
	Features		
1.3 Block Diagram			7
2 Mechanical Specifications .			8
2.1 Module Dimensions .			8
2.2 Top and Side View			8
2.2 PCB Footprint (top view)		9
	,		
3 DC Electrical Specifications			3
	otion		
3.2 GPIO Interface			3
3.3 Output driving current.			4
3.5 I2C Interface Character	stics		7
3.6 I2S SPI Characteristics			0
3.7 12-Bit ADC Characteris	tics		4
3.8 DAC Electrical Specification	ations		1
3.9 DC/RF Characteristics	or IEEE 802.11b		4
3.10 DC/RF Characteristics	for IEEE 802.11g		5
3.11 DC/RF Characteristics	for IEEE 802.11n		6
4 Environmental Specification	s		7
4.1 Absolute Maximum Rat	ng		7
	ng Conditions		
•			
7 Ordering Information		4	1





List of Figures

FIGURE 1.1: SN820X Block Diagram	
FIGURE 2.1: SN820XUFL and SN820X Top and Side View	8
FIGURE 2.3: Detailed Pad Dimensions (top view)	
FIGURE 3.1: SN8200/8200UFL I2C bus AC Waveforms and Measurement Circuit	18
FIGURE 3.2: SN8205/8205UFL I2C bus AC Waveforms and Measurement Circuit	19
FIGURE 3.3: SPI Timing Diagram - Slave Mode and CPHA = 0, SN8200/8200UFL and	
SN8205/8205UFL	23
FIGURE 3.4: SPI Timing Diagram - Slave Mode and CPHA = 1(1)SPI Timing Diagram	
- Slave Mode and CPHA = 0, SN8200/8200UFL and SN8205/8205UFL .	23
FIGURE 3.5: SPI Timing Diagram - Master Mode SN8200/8200UFL	
and SN8205/8205UFL	24
FIGURE 3.6: ADC Accuracy Characteristics, SN8200/8200UFL	27
FIGURE 3.7: ADC Accuracy Characteristics, SN8205/8205UFL	30
FIGURE 3.8: Typical Connection Diagram Using the ADC, SN8205/8205UFL	30





List of Tables

Table 1.1: SN820X WiFi Network Controller Module Family	6
Table 2.1: Module Dimensions	8
Table 2.2: Pinouts	
Table 2.3: Signal Pinouts for SN820X/820XUFL	. 12
Table 3.1: SN8200 Typical Power Consumption	. 13
Table 3.2: Digital I/O Characteristics SN8200/SN8200UFL	. 13
Table 3.3: Digital I/O Characteristics, SN8205/8205UFL	. 14
Table 3.4: Voltage Characteristics, SN820X	. 15
Table 3.5: Current Characteristics, SN8200/8200UFL	. 15
Table 3.6: Current Characteristics, SN8205/8205UFL	
Table 3.7: Output Voltage Characteristics, SN8200/SN8200UFL	
Table 3.8: Output Voltage Characteristics, SN8205/SN8205UFL	. 16
Table 3.9: I2C Characteristics SN8200/8200UFL	
Table 3.10: I2C Characteristics SN8205/8205UFL	
Table 3.11: Digital I/O Characteristics, SN8205X	
Table 3.12: SCL Frequency (fPCLK1= 36 MHz., VDD = 3.3 V)(1)(2) SN8200/8200UFL	
Table 3.13: SCL Frequency (fPCLK1= 30 MHz., VDD = 3.3 V)(1)(2) SN8205/8205UFL	
Table 3.14: SPI Characteristics SN8200/8200UFL	
Table 3.15: SPI Characteristics SN8205/8205UFL	
Table 3.16: ADC Characteristics, SN8200/8200UFL	
Table 3.17: RAIN max for fADC = 14 MHz(1), SN8200/8200UFL	
Table 3.18: ADC accuracy, SN8200/8200UFL - limited test conditions(1)(2)	
Table 3.19: ADC Accuracy (1) (2) (3), SN8200/8200UFL	
Table 3.20: ADC Characteristics, SN8205/8205UFL	
Table 3.21: ADC Accuracy, SN8205/8205UFL	
Table 3.22: DAC Characteristics, SN8200/8200UFL	
Table 3.23: DAC Characteristic, SN8205/8205UFL	
Table 3.24: RF Characteristics for IEEE 802.11b	
Table 3.25: RF Characteristics for IEEE 802.11g	
Table 3.26: RF Characteristics for IEEE 802.11n	
Table 4.1: Absolute Maximum Rating	
Table 4.2: Recommended Operating Conditions	
Table 7.1: SN8200/8200UFL Ordering Information	
Table 7.2: SN8205/8205UFL Ordering Information	41



1 Introduction

1.1 Model SN820X Module Family

The SN820X Module Family is a portfolio of low power, self-contained, embedded wireless module solutions that address the connectivity demands of M2M applications. These products integrate a micro-controller, a Wi-Fi BB/MAC/RF IC, an RF front end and two clocks into small form factor modules. The module family includes 3 different micro-controller options as shown below. The modules can also be purchased with either a standard onboard chip antenna or a U.FL connector where remote antenna flexibility is required.

SN820X Family

Wi-Fi Network Controller Module




Table 1.1: SN820X WiFi Network Controller Module Family

Model #	P/N	Built-in STM	RAM Size	Flash Size
SN8200	88-00151-00	ARM Cortex M3	96KB	768KB
SN8200UFL	88-00151-02	ARM Cortex M3	96KB	768KB
SN8205	88-00158-00	ARM Cortex M3	128KB	1024KB
SN8205UFL	88-00158-02	ARM Cortex M3	128KB	1024KB

1.2 Model SN820X Module Features

- 2.4 GHz IEEE 802.11 b/g/n radio technology
- 30.5 × 19.4 × 2.8 mm
- On-board antenna or U.FL connector options
- Transmitter power: +18 dBm
- Receiver sensitivity: -96 dBm
- MCU: ARM Cortex-M3
- Serial Interface Options: UART, SPI
- Peripheral Interface Options: ADC, DAC, I2C, I2S, GPIO
- Operating temperature range: -30 °C to +85 °C
- RoHS2 compliant
- MSL Level 3
- FCC/IC certified and CE compliant
- Compatible with Broadcom WICED™ SDK



1.3 Block Diagram




FIGURE 1.1: SN820X Block Diagram






2 Mechanical Specifications

2.1 Module Dimensions


Table 2.1: Module Dimensions

Parameter	Typical	Units
Dimensions (LxWxH)	30.5 x 19.4 x 2.8	mm
Dimension tolerances (LxWxH)	±0.2	mm

2.2 Top and Side View



SN820XUFL Top and Side View



SN820X Top and Side View

FIGURE 2.1: SN820XUFL and SN820X Top and Side View





2.2 PCB Footprint (top view)




FIGURE 2.3: Detailed Pad Dimensions (top view)





2.4 Pinouts

Table 2.2: Pinouts

Table	Table 2.2: Pinouts						
Pin #	Pin Name	I/O	Description				
1	GND	-	Ground				
2	OSC32_IN	I/O	Optional precision 32.768 KHz slow clock input. No connect if not used				
3	OSC32_OUT	I/O	No connect				
4	WIFI_VDD_EN	I/O	No connect				
5	ADC3	I/O	General purpose I/O or ADC3				
6	ADC4	I/O	General purpose I/O or ADC4				
7	ADC5	I/O	General purpose I/O or ADC5				
8	VDD	PI	DC supply for MCU and I/O				
9	ADC6	I/O	General purpose I/O or ADC6				
10	DAC2	I/O	General purpose I/O or DAC2				
11	DAC1	I/O	General purpose I/O or DAC1				
12	ADC1	I/O	General purpose I/O or ADC1				
13	Reserved	-	No connect				
14	Reserved	-	No connect				
15	GND	-	Ground				
16	GND	-	Ground				
17	GND	-	Ground				
18	GND	-	Ground				
19	GND	-	Ground				
20	GND	-	Ground				
21	GND	-	Ground				
22	GND	-	Ground				
23	GND	-	Ground				
24	GND	-	Ground				
25	GND	-	Ground				
26	VDD_WIFI_IN	PI	Wi-Fi power supply				
27	Reserved	-	No connect				
28	Reserved	-	No connect				
29	Reserved	-	No connect				
30	WIFI_SLEEP_CLK_IN	I	Optional precision 32.768 kHz Wi-Fi sleep clock input. Tie to GND if not used				
31	GND	-	Ground				
32	UART_TX	I/O	General purpose I/O or UART_TX				
33	UART_RX	I/O	General purpose I/O or UART_RX				
34	UART_CTS	I/O	General purpose I/O or UART_CTS				
35	UART_RTS	I/O	General purpose I/O or UART_RTS				
36	JTMS	I/O	General purpose I/O or JTMS				
37	JTDI/SPI_NSS	I/O	General purpose I/O or JTDI or SPI_NSS				





Table 2.2: Pinouts (Continued)

Pin #	Pin Name	I/O	Description
38	JTCK	I/O	General purpose I/O or JTCK
39	Ground	-	Ground
40	JTDO/SPI_SCK	I/O	General purpose I/O or JTDO or SPI_SCK
41	JTRST/SPI_MISO	I/O	General purpose I/O or JTRST or SPI_MISO
42	SPI_MOSI	I/O	General purpose I/O or SPI_MOSI
43	I2C_SCL	I/O	General purpose I/O or I2C_SCL
44	I2C_SDA	I/O	General purpose I/O or I2C_SDA
45	BOOT	-	Normal operation if connected to ground at power up.
46	ADC2	I/O	General purpose I/O or ADC2
47	MICRO_RST_N	I	Module reset
48	VBAT	PI	Power supply for backup circuitry when VDD is not present
49	GND	-	Ground
50	GND	-	Ground
51	GND	-	Ground
52	GND	-	Ground
53	GND	-	Ground
54	GND	-	Ground
55	GND	-	Ground
56	GND	-	Ground
57	GND	-	Ground
58	GND	-	Ground
59	GND	-	Ground
60	GND	-	Ground
61	Reserved	-	No connect
62	GND	-	Ground





Table 2.3: Signal Pinouts for SN820X/820XUFL

Pin	Pin name	STM32F103RF pin
5	ADC3	PA0/WKUP/ADC123_0/USART2_CTS TIM2_CH1_ETR/ TIM5_CH1 / TIM8_ETR
6	ADC4	PA1/ADC123_1/USART2_RTS TIM2_CH2 / TIM5_CH2
7	ADC5	PA2/ADC123_2/USART2_TX TIM2_CH3 / TIM5_CH3 / TIM9_CH1
9	ADC6	PA3/ADC123_3/USART2_RX TIM2_CH4 / TIM5_CH4 / TIM9_CH2
10	DAC2	PA4/ADC12_4/DAC1/USART2_CK/SPI1_NSS
11	DAC1	PA5/ADC12_5/DAC2/SPI1_SCK
12	ADC1	PA7/ADC12_7/SPI1_MOSI
32	UART_TX	PA9/UART1_TX
33	UART_RX	PA10/UART1_RX
34	UART_CTS	PA11/UART1_CTS/USB2_DM/CAN_RX
35	UART_RTS	PA12/UART1_RTS/USB2_DP/CAN_TX
36	JTMS	PA13/JTMS/SWIO
37	JTDI/SPI_NSS	PA15/JTDI/SPI3_NSS/I2S3_WS
38	JTCK	PA14/JTCK/SWCLK
40	JTDO/SPI_SCK	PB3/JTDO/SPI3_SCK/I2S3_CK
41	JTRST/SPI_MISO	PB4/JTRST/SPI3_MISO
42	SPI_MOSI	PB5/I2C1_SMBA/SPI3_MOSI/ I2S3_SD
43	I2C_SCL	PB6/I2C1_SCL TIM4_CH1
44	I2C_SDA	PB7/I2C1_SDA TIM4_CH2
46	ADC2	PA6/ADC12_6/SPI1_MISO





3 DC Electrical Specifications

3.1 Typical Power Consumption

Table 3.1: SN8200 Typical Power Consumption

			Values			
	Item	Condition	Min	Тур	Max	Units
11b	Receive mode	11 Mbps		110		mA
	Transmit mode (18 dBm/ 100% Duty Cycle)			370		mA
11g	Receive mode	54 Mbps		110		mA
	Transmitmode (14.5 dBm/ 100 % Duty Cycle)			290		mA
11n	Receive mode	MCS7		110		mA
	Transmit mode (13.5 dBm/ 100% Duty Cycle)			280		mA
•	th IEEE802.11 Power Save	DTIM 1, Telnet session established and idling		3.15		mA
	th IEEE802.11 Power Save	DTIM 3, Telnet session established and idling		1.28		mA

3.2 GPIO Interface

The general purpose I/O (GPIO) pins available on the SN820X will connect to various external devices. GPIOs are configured as input floating by default. Subsequently, they can be programmed to be either input or output pins via the GPIO control register. They can also be programmed to have internal pull-up or pull-down resistors.

The MICRO_RST_N pin is connected to a permanent pull-up resistor, Rpu.

Table 3.2: Digital I/O Characteristics SN8200/SN8200UFL

	SYM	min.	typ.	max.	unit
Input Low Voltage ¹	VIL	-0.3		0.28 (VDD-2) +0.8	V
Input High Voltage ¹	ViH	0.41 (VDD-2) +1.3		VDD+0.3	V
Input Low Voltage ²	VIL	-0.3		0.32 (VDD2) +0.75	V
Input High Voltage ²	ViH	0.42 (VDD-2) +1		VDD +0.5	V
Input Low Voltage (MICRO_RST_N)	VIL	-0.5		0.8	V
Input High Voltage (MICRO_RST_N)	ViH	2		VDD + 0.5	V
Output Low Voltage	Vol			0.4	V
Output High Voltage	Voн	VDD - 0.4			V
Weak Pull-up Equivalent Resistor	R _{PU}	30	40	50	kΩ
Weak Pull-down Equivalent resistor	R _{PD}	30	40	50	kΩ





Notes for Table 4

- 1 for pins 5, 6, 7, 9, 10, 11, 12, 42, 46
- 2 for pins 32 38, 40, 41, 43, 44

Table 3.3: Digital I/O Characteristics, SN8205/8205UFL

	SYM	min.	typ.	max.	unit
Input Low Voltage ¹	VIL	-0.3		0.3 VDD	V
Input High Voltage ¹	VIH	0.7 Vdd		3.6	V
Input Low Voltage ²	VIL	-0.3		0.3 VDD	V
Input High Voltage ²	VIH	0.7		3.6	V
Input Low Voltage (MICRO_RST_N)	VIL	-0.5		0.8	V
Input High Voltage (MICRO_RST_N)	ViH	2		VDD + 0.5	V
Output Low Voltage	Vol			0.4	V
Output High Voltage	Voн	VDD - 0.4			V
Weak Pull-up Equivalent Resistor	R _{PU}	30/8*	40/11*	50/15*	kΩ
Weak Pull-down Equivalent resistor	R _{PD}	30/8*	40/11*	50/15*	kΩ

^{1 -} for pins 5, 6, 7, 9, 10, 11, 12, 42, 46

3.3 Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ±8 mA, and sink or source up to ±20 mA (with a relaxed VOL/VOH) except PC13, PC14 and PC15 which can sink or source up to ±3mA. When using the PC13 to PC15 GPIOs in output mode, the speed should not exceed 2 MHz with a maximum load of 30 pF.

- In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Table 5.
- The sum of the currents sourced by all the I/Os on VDD, plus the maximum Run consumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating IVDD (see Tables 6 and 7).

The sum of the currents sunk by all the I/Os on VSS plus the maximum Run consumption of the MCU sunk on VSS cannot exceed the absolute maximum rating IVSS (see Tables 6 and 7).

^{2 -} for pins 32-38, 40, 41, 43, 44

^{(*) -} Pin 33





Table 3.4: Voltage Characteristics, SN820X

Symbol	Ratings	Min	Max	U
V_{DD} – V_{SS}	External main supply voltage (including V_{DDA} , V_{DD}) ⁽¹⁾	-0.3	4.0	
	Input voltage on five-volt tolerant pin(2)	V _{SS} -0.3	V _{DD} +4	
V_{IN}	Input voltage on any other pin	V _{SS} -0.3	4.0	V
$ \Delta V_{DDx} $	Variations between different VDD power pins	-	50	
V _{SSX} - V _{SS}	Variations between all the different ground pins	-	50	mV
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)		2000	V

- 1. All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
- 2. V_{IN} maximum value must always be respected.

Table 3.5: Current Characteristics, SN8200/8200UFL

Symbol	Ratings	Max.	Uni
I _{VDD}	Total current into V _{DD} /V _{DDA} power lines (source) ⁽¹⁾	150	
I _{VSS}	Total current out of V _{SS} ground lines (sink) ⁽¹⁾	150	
	Output current sunk by any I/O and control pin		
I _{IO}	Output current source by any I/Os and control pin	-25	mA
I _{INJ(PIN)} ⁽²⁾	(2) Injected current on five volt tolerant pins ⁽³⁾		
	Injected current on any other pin ⁽⁴⁾		
ΣI _{INJ(PIN)}	Total injected current (sum of all I/O and control pins) ⁽⁵⁾	± 25	

Table 3.6: Current Characteristics, SN8205/8205UFL

Symbol	Ratings	Max.	Unit
Ivdd	Total current into VDD power lines (source)(1)	1	
Ivss	Total current out of Vss ground lines (sink)(1)	1	
	Output current sunk by any I/O and control pin	25	
lio	Output current source by any I/Os and control pin		
	Injected current on five-volt tolerant I/O(3)		mA
linj(pin) (2)	Injected current on any other pin(4)	±5	
Σlinj(pin)(4)	Total injected current (sum of all I/O and control pins)(5)	±25	

- 1. All main power (V_{DD}, V_{DDA)} and ground (V_{SS}, V_{SSA)} pins must always be connected to the external power supply, in the permitted range.
- 2. Negative injection disturbs the analog performance of the device.
- 3. Positive injection is not possible on these I/Os. A negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded.





- A positive injection is induced by V_{IN}>V_{DD} while a negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded.
- 5. When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values)

3.4 Output Voltage Levels

Unless otherwise specified, the parameters given in Table 9 are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions. All I/Os are CMOS and TTL compliant.

Table 3.7: Output Voltage Characteristics, SN8200/SN8200UFL

Symbol	Parameter	Conditions	Min	Max	Unit
Vol ⁽¹⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	TTL port ⁽³⁾	-	0.4	V
Voh ⁽²⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	$I_{IO} = +8 \text{ mA}$ 2.7 V < VDD < 3.6 V	V _{DD} —0.4		
Vol ⁽¹⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	CMOS port ⁽³⁾	-		V
Voh ⁽²⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < VDD < 3.6 V	2.4		
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	I _{IO} = +20 mA	-		V
V _{OL} ⁽²⁾⁽⁴⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < VDD < 3.6 V	VDD—1.3		
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	I _{IO} = +6 mA			V
V _{OL} ⁽²⁾⁽⁴⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2 V < VDD < 2.7 V	V _{DD} —0.4		

- 1. The IIO current sunk by the device must always respect the absolute maximum rating specified in Table 9 and the sum of IIO (I/O ports and control pins) must not exceed IVSS.
- 2. The IIO current sourced by the device must always respect the absolute maximum rating specified in Table 9 and the sum of IIO (I/O ports and control pins) must not exceed IVDD.
- 3. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.
- 4. Based on characterization data, not tested in production.

Table 3.8: Output Voltage Characteristics, SN8205/SN8205UFL

Symbol	Parameter	Conditions	Min	Max	Unit
Vol ⁽²⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	CMOS port ⁽³⁾ I _{IO} =+ 8mA	-	0.4	V
VOH ⁽³⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < VDD < 3.6 V	VDD-0.4		
VoL ⁽²⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	TTL port ⁽³⁾ I _{IO} = +8 mA	-	0.4	V
VoH ⁽³⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < VDD < 3.6 V	2.4		
V _{OL} ⁽²⁾⁽⁴⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	I _{IO} = +20 mA	-	1.3	V
V _{OL} (3)(4)	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < VDD < 3.6 V	V _{DD} —1.3		





Table 3.8: Output Voltage Characteristics, SN8205/SN8205UFL (Continued)

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽²⁾⁽⁴⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	I _{IO} = +6 mA		0.4	V
V _{OL} (3)(4)	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2 V < VDD < 2.7 V	VDD0.4		

- PC13, PC14, PC15 and PI8 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 and PI8 in output mode is limited: the speed should not exceed 2 MHz with a maximum load of 30 pF and these I/Os must not be used as a current source (e.g. to drive an LED).
- 2. The IIO current sunk by the device must always respect the absolute maximum rating specified in Table 10 and the sum of IIO (I/O ports and control pins) must not exceed IVSS.
- 3. The IIO current sourced by the device must always respect the absolute maximum rating specified in Table 10 and the sum of IIO (I/O ports and control pins) must not exceed IVDD.
- 4. Based on characterization data, not tested in production.

3.5 I²C Interface Characteristics

Unless otherwise specified, the parameters given below are derived from tests performed under ambient temperature, fPCLK1 frequency and VDD supply voltage conditions. The SN8200/8200UFL and SN8205/8205UFL performance line I²C interface meets the requirements of the standard I²C communication protocol with the following restrictions: the I/O pins to which SDA and SCL are mapped are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and VDD is disabled, but is still present. The I²C characteristics are described in Table 11 and 12.

Table 3.9: I²C Characteristics SN8200/8200UFL

		Standard	mode	Fast mo	Fast mode I ₂ C(1)	
Symbol	Parameter	М	Max	Min	Max	Unit
tw(SCLL)	SCL clock low time	4	-	1	-	
tw(SCLH)	SCL clock high time	4.0	-	0	-	μs
tsu(SDA)	SDA setup time	250	-	100	-	
th(SDA)	SDA data hold time	0	-	0(4)	900(3)	•
tr(SDA) tr(SCL)	SDA and SCL rise time	-	1000	20 +	300	ns
tf(SDA) tf(SCL)	SDA and SCL fall time	-	300	-	3	
th(STA)	Start condition hold time	4.0	-	0.6	-	
tsu(STA)	Repeated Start condition setup time	4	-	0	-	μs
tsu(STO)	Stop condition setup time	4.0	-	0.6	-	μs
tw(STO:STA)	Stop to Start condition time (bus free)	4	-	1	-	μs
Сь	Capacitive load for each bus line	-	400	-	4	pF

^{1.} Guaranteed by design, not tested in production.

^{2.} fPCLK1 must be at least 2 MHz to achieve standard mode I²C frequencies. It must be at least 4 MHz to achieve the fast mode I²C frequencies and it must be a multiple of 10 MHz in order to reach the I²C fast mode maximum clock speed of 400 kHz.





- 3. The maximum hold time of the Start condition has only to be met if the interface does not stretch the low period of SCL signal.
- 4. The device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.

Table 3.10: I²C Characteristics SN8205/8205UFL

		Standard	l mode	de Fast mode I2C(1		
Symbol	Parameter	М	Max	Min	Max	Unit
tw(SCLL)	SCL clock low time	4	-	1	-	
tw(SCLH)	SCL clock high time	4.0	-	0	-	μs
tsu(SDA)	SDA setup time	250	-	100	-	
th(SDA)	SDA data hold time	0	-	0	900(3)	
tr(SDA) tr(SCL)	SDA and SCL rise time	-	1000	20 +	3	ns
tf(SDA) tf(SCL)	SDA and SCL fall time	-	3	-	3	0
th(STA)	Start condition hold time	4.0	-	0.6	-	
tsu(STA)	Repeated Start condition setup time	4	-	0	-	μs
tsu(STO)	Stop condition setup time	4.0	-	0.6	-	μs
tw(STO:STA)	Stop to Start condition time (bus free)	4	-	1	-	μs
Сь	Capacitive load for each bus line	-	400	-	4	pF

- 1. Guaranteed by design, not tested in production.
- 2. fpclk1 must be at least 2 MHz to achieve standard mode I2C frequencies. It must be at least 4 MHz to achieve fast mode I2C frequencies, and a multiple of 10 MHz to reach the 400 kHz maximum I2C fast mode clock.
- 3. The maximum Data hold time has only to be met if the interface does not stretch the low period of the SCL signal.




FIGURE 3.1: SN8200/8200UFL I²C bus AC Waveforms and Measurement Circuit








FIGURE 3.2: SN8205/8205UFL I²C bus AC Waveforms and Measurement Circuit

Table 3.11: Digital I/O Characteristics, SN8205X

	SYM	min.	typ.	max.	unit
Input Low Voltage ¹	VIL	-0.3		0.3 Vdd	V
Input High Voltage ¹	ViH	0.7 VDD		3.6	V
Input Low Voltage ²	VIL	-0.3		0.3 Vdd	V
Input High Voltage ²	VIH	0.7		3.6	V
Input Low Voltage (MICRO_RST_N)	VIL	-0.5		0.8	V
Input High Voltage (MICRO_RST_N)	ViH	2		VDD + 0.5	V
Output Low Voltage	Vol			0.4	V
Output High Voltage	Voн	VDD - 0.4			V
Weak Pull-up Equivalent Resistor	R _{PU}	30/8*	40/11*	50/15*	kΩ
Weak Pull-down Equivalent resistor	R _{PD}	30/8*	40/11*	50/15*	kΩ

 $^{1 \}hbox{ - for pins 5, 6, 7, 9, 10, 11, 12, 42, 46} \\$

^{2 -} for pins 32 - 38, 40, 41, 43, 44

^{(*) -} Pin 33





Table 3.12: SCL Frequency (f PCLK1= 36 MHz.,VDD = 3.3 V) $^{(1)(2)}$ SN8200/8200UFL

	I2C_CCR value
fscL (kHz)	RP = 4.7 kΩ
400	0x801E
300	0x8028
200	0x803C
100	0x00B4
5	0x01
2	0x03

- 1. Rp = External pull-up resistance, fscl = I2C speed.
- 2. For speeds around 200 kHz, the tolerance on the achieved speed is of ±5%. For other speed ranges, the tolerance on the achieved speed is ±2%. These variations depend on the accuracy of the external components used to design the application.

Table 3.13: SCL Frequency (fPCLK1= 30 MHz., VDD = 3.3 V)(1)(2) SN8205/8205UFL

	I2C_CCR value
fscl (kHz)	Rp = 4.7 kΩ
400	0x801E
300	0x8028
200	0x803C
100	0x00B4
5	0x01
2	0x03

- 1. Rp = External pull-up resistance, fscl = I2C speed.
- 2. For speeds around 200 kHz, the tolerance on the achieved speed is of ±5%. For other speed ranges, the tolerance on the achieved speed is ±2%. These variations depend on the accuracy of the external components used to design the application.

3.6 I²S SPI Characteristics

Unless otherwise specified, the parameters given below for I2S are derived from tests performed under ambient temperature, ^fPCLKx frequency and V_{DD} supply voltage conditions.

Table 3.14: SPI Characteristics SN8200/8200UFL

Symbol	Parameter	Conditions	Min	Ма	Uni
f _{SCK}	SPI clock frequency	Master mode	-	18	MHz
$1/t_{c(SCK)}$		Slave mode	-	18	
t _{r(SCK)}	SPI clock rise and fall time	Capacitive load: C = 30 pF	-	8	ns
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	30	70	%





Table 3.14: SPI Characteristics SN8200/8200UFL

t _{su(NSS)} ⁽¹⁾	NSS setup time	Slave mode	4t _{PCLK}	-	
t _{h(NSS)} ⁽¹⁾	NSS hold time	Slave mode	2t _{PCLK}	-	
t _{w(SCKH)} (1)	SCK high and low time	Master mode, f _{PCLK} =36MHz,	50	60	
t _{w(SCKL)} ⁽¹⁾		presc = 4			
t _{su(MI)} (1)		Master mode	5	-	
$t_{su(SI)}^{(2)}$	Data input setup time	Slave mode	5	-	
t _{h(MI)} (1)		Master mode	5	-	
t _{h(SI)} ⁽¹⁾	Data input hold time	Slave mode	4	-	
t _{a(SO)} ⁽¹⁾⁽³⁾	Data output access	Slave mode, f _{PCLK} = 20 MHz	0	3t _{PCLK}	ns
t _{dis(SO)} (1)(2)	Data output disable	Slave mode	2	10	
tv(SO) (1)	Data output valid time	Slave mode (after enable edge)	-	25	
t _{v(MO)} ⁽¹⁾	Data output valid time	Master mode (after enable edge)	-	5	
t _{h(SO)} ⁽¹⁾		Slave mode (after enable edge)	15	-	
t _{h(MO)} ⁽¹⁾	Data output hold time	Master mode (after enable edge)	2	-	

- 1. Based on characterization, not tested in production.
- 2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
- 3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.





Table 3.15: SPI Characteristics SN8205/8205UFL

Symbol	Parameter	Conditions	Min	Max	Unit
f _{SCK}		SPI1 master/slave mode	-	30	
1/t _{c(SCK)}	SPI clock frequency	SPI2/SPI3 master/slave mode	-	15	MHz
$t_{r(SCL)} \\ t_{f(SCL)}$	SPI clock rise and fall time	Capacitive load: C = 30 pF, f _{PCLK} = 30 MHz	-	8	ns
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	30	70	%
t _{su(NSS)} (1)	NSS setup time	Slave mode	4tPCLK	-	
t _{h(NSS)} (1)	NSS hold time	Slave mode	2tPCLK	-	
t _{w(SCLH)} (1)	001/11/1	Master mode, f _{PCLK=3- MHz}	t _{PCLK} -3	t _{PCLK} +3	
	SCK high and low time	presc = 2			
t _{su(MI)} (1)		Master mode	5	-	
	Data input setup time	Slave mode	5	-	
t _{h(MI)} (1)		Master mode	5	-	
	Data input hold time	Slave mode	4	-	ns
t _{a(so)} ⁽¹⁾⁽²⁾	Data output access time	Slave mode, f _{PCLK} = 30 MHz	0	3t _{PCLK}	
t _{dis(SO)} (1)(3)	Data output disable time	Slave mode	2	10	
t _{v(SO)} ⁽¹⁾	Data output valid time	Slave mode (after enable edge)	-	25	
t _{v(MO)} ⁽¹⁾	Data output valid time	Master mode (after enable edge)	-	5	
t _{h(SO)} ⁽¹⁾		Slave mode (after enable edge)	15	-	
t _(MO) ⁽¹⁾	Data output hold time	Master mode (after enable edge)	2	-	

- 1. Based on characterization, not tested in production.
- 2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
- 3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-7








FIGURE 3.3: SPI Timing Diagram - Slave Mode and CPHA = 0, SN8200/8200UFL and SN8205/8205UFL




FIGURE 3.4: SPI Timing Diagram - Slave Mode and CPHA = $1^{(1)}$ SPI Timing Diagram - Slave Mode and CPHA = 0, SN8200/8200UFL and SN8205/8205UFL

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7~V_{DD}$.








FIGURE 3.5: SPI Timing Diagram - Master Mode SN8200/8200UFL and SN8205/8205UFL Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

3.7 12-Bit ADC Characteristics

Unless otherwise specified, the parameters given below are preliminary values derived from tests performed under ambient temperature, fPCLK2 frequency and VDDA supply voltage conditions.

NOTE: It is recommended to perform a calibration after each power-up.

Table 3.16: ADC Characteristics, SN8200/8200UFL

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Power supply		2.4	-	3.6	V
V_{REF+}	Positive reference voltage		2.4	-	VDDA	V
I _{VREF}	Current on the VREF input pin		-	160	220 ⁽¹⁾	μA
f _{ADC}	ADC clock frequency		0.6	-	14	MHz
f _S ⁽²⁾	Sampling rate		0.05	-	1	MHz
f _{TRIG} ⁽²⁾		f _{ADC} = 14 MHz	-	-	823	kHz
	External trigger frequency		-	-	17	1/f _{ADC}
			0 (V _{SSA} or V _{REF} -	-	V _{REF+}	V
V_{AIN}	Conversion voltage range(3)		tied to ground)			





Table 3.16: ADC Characteristics, SN8200/8200UFL

R _{AIN} ⁽²⁾		See Equation 1	-	-	50	
	External input impedance	for details				kΩ
R _{ADC} ⁽²⁾	Sampling switch resistance		-	-	1	kΩ
C _{ADC} ⁽²⁾	Internal sample and hold capacitor		-	-	8	pF
t _{CAL}		f _{ADC} = 14 MHz	5.9	9		μs
	Calibration time		83	3		1/f _{ADC}
t _{lat} ⁽²⁾		f _{ADC} = 14 MHz	-	-	0.214	μs
	Injection trigger conversion latency		-	-	3(4)	1/f _{ADC}
t _{latr} (2)		f _{ADC} = 14 MHz	-	-	0.143	μs
	Regular trigger conversion latency		-	-	2(4)	1/f _{ADC}
t _S ⁽²⁾		f _{ADC} = 14 MHz	0.107	-	17.1	μs
	Sampling time		1.5	-	239.5	1/f _{ADC}
t _{STAB} ⁽²⁾	Power-up time		0	0	1	μs
t _{CONV} (2)		f _{ADC} = 14 MHz	1		18	μs
	Total conversion time (including sampling time)		14 to 252 (t _S for sam cessive app	-		1/f _{ADC}

- 1. Based on characterization, not tested in production.
- 2. Guaranteed by design, not tested in production.
- 3. VREF+ can be internally connected to VDDA and VREF- can be internally connected to VSSA, depending on the package.
- 4. For external triggers, a delay of 1/fpclk2 must be added to the latency specified above.





Equation 1 (SN8200/8200UFL): RAIN max formula

$$R_{AIN} < \frac{T_S}{f_{ADC} \times C_{ADC} \times In(2^{N+2})} - R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 3.17: R_{AIN} max for $f_{ADC} = 14 \text{ MHz}^{(1)}$, SN8200/8200UFL

T _s (cycles)	ts (µs)	Rain max (kΩ)
1.5	0.11	0.4
7.5	0.54	5.9
13.5	0.96	11.4
28.5	2.04	25.2
41.5	2.96	37.2
55.5	3.96	50
71.5	5.11	NA
239.5	17.1	NA

1. Guaranteed by design, not tested in production.

Table 3.18: ADC accuracy, SN8200/8200UFL - limited test conditions⁽¹⁾⁽²⁾

Symbol	Parameter	Test conditions	Тур	Max(3)	Unit
Е	Total unadjusted error	fPCLK2 = 56 MHz,	±1.	±2	
EO	Offset error	fadc = 14 MHz, Rain < 10	±1	±1.5	
EG	Gain error	kΩ, VDDA = 3 V to	±0.	±1.5	
ED	Differential linearity error	3.6 V TA = 25 °C	±0.	±1	LSB
EL	Integral linearity error	Measurements made after	±0.	±1.5	

- 1. ADC DC accuracy values are measured after internal calibration.
- ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non- robust) analog
 input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another
 analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.
- 3. Based on characterization, not tested in production.





Table 3.19: ADC Accuracy (1) (2) (3), SN8200/8200UFL

Symbol	Parameter	Test conditions	Тур	Max(4)	Unit
Е	Total unadjusted error		±2	±5	
Е	Offset error	fpclk2 = 56 MHz,	±1.	±2.5	
Е	Gain error	fadc = 14 MHz, Rain < 10 $k\Omega$	±1.	±3	
ED	Differential linearity error	$V_{DDA} = 2.4 \text{ V to } 3.6 \text{ V}$	±1	±2	LSB
EL	Integral linearity error	Measurements made after	±1.	±3	

- 1. ADC DC accuracy values are measured after internal calibration.
- 2. Better performance could be achieved in restricted VDD, frequency, VREF and temperature ranges.
- 3. ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non- robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.
- 4. Preliminary values.




FIGURE 3.6: ADC Accuracy Characteristics, SN8200/8200UFL





Table 3.20: ADC Characteristics, SN8205/8205UFL

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Power supply		1.8 ⁽¹⁾	-	3.6	V
V_{REF+}	Positive reference voltage		1.8 ⁽¹⁾	-	VDDA	V
f _{ADC}		$VDDA = 1.8^{(1)} \text{ to } 2.4 \text{ V}$	0.6	-	15	MHz
	ADC clock frequency	VDDA = 2.4 to 3.6 V	0.6	-	30	MHz
f _{TRIG} ⁽³⁾	External trigger frequency	fADC = 30 MHz with 12-bit resolution	-	-	1764	kHz
			-	-	17	1f _{ADC}
V_{AIN}	Conversion voltage range(4)		0 (V _{SSA} or V _{REF} - tied to ground)	-	VREF+	V
R _{AIN} ⁽³⁾	External input impedance	See Equation 1 for details	-	-	50	kΩ
R _{ADC} (3,5)	Sampling switch resistance		1.5	-	6	kΩ
C _{ADC} ⁽³⁾	Internal sample and hold capacitor		-	4	-	pF
t _{lat} (3)	Injection trigger conversion latency	f _{ADC} = 30 MHz	-	-	0.100	μs
			-	-	3 ⁽⁶⁾	1/f _{ADC}
t _{latr} (3)		f _{ADC} = 30 MHz	-	-	0.067	μs
	Regular trigger conversion latency		-	-	2(6)	1/f _{ADC}
t _s (3)		f _{ADC} = 30 MHz	0.100	-	16	μs
	Sampling time		3	-	480	1/f _{ADC}
t _{STAB} (3)	Power-up time		-	2	3	μs
t _{CONV} (3)		f _{ADC} = 30 MHz 12-bit resolution	0.5	-	16.40	μs
	Total conversion time (including sampling time)	f _{ADC} = 30 MHz 10-bit resolution	0.43	-	16.34	μs
	ping and	f _{ADC} = 30 MHz 8-bit resolution	0.37	-	16.27	μs
		f _{ADC} = 30 MHz 6-bit resolution	0.3	-	16.20	μs
		9 to 492 (ts for sampling +n-bit resolution for successive approximation)				
f _s ⁽³⁾		12-bit resolution Single ADC	-	-	2	Msps
	Sampling rate (f _{ADC} = 30 MHz)	12-bit resolution Interleave Dual ADC mode	-	-	3.75	Msps
		12-bit resolution Interleave Triple ADC mode	-	-	6	Msps



Table 3.20: ADC Characteristics, SN8205/8205UFL (Continued)

		$f_{ADC} = 30 \text{ MHz}$				
I _{VREF+} (3)	ADC VREF DC current consump-	3 sampling time 12- bit resolution	-	300	500	μΑ
VICLIT	tion in conversion mode	$f_{ADC} = 30 \text{ MHz}$				
		480 sampling time 12-bit resolution	-	-	16	μΑ
I _{VDDA} ⁽³⁾		f _{ADC} = 30 MHz				
	ADC VDDA DC current con-	3 sampling time 12- bit resolution	-	1.6	1.8	mA
	sumption in conversion mode	f _{ADC} = 30 MHz 480 sampling time 12-bit resolution	-	-	60	μΑ

- 1. If IRROFF is set to V_{DD}, this value can be lowered to 1.7 V when the device operates in the 0 to 70 °C temperature range.
- 2. It is recommended to maintain the voltage difference between V_{REF+} and V_{DDA} below 1.8 V.
- 3. Based on characterization, not tested in production.
- 4. VREF+ is internally connected to VDDA and VREF- is internally connected to VSSA.
- 5, R_{ADC} maximum value is given for V_{DD} =1.8 V, and minimum value for V_{DD} =3.3 V.
- 6. For external triggers, a delay of 1/fpclk2 must be added to the latency specified above.

Equation 1: SN8205/8205UFL RAIN Max Formula

$$R_{AIN} = \frac{(k-0.5)}{f_{ADC} \times C_{ADC} \times ln(2^{N+2})} - R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. N = 12 (from 12-bit resolution) and k is the number of sampling periods defined in the ADC_SMPR1 register.

Table 3.21: ADC Accuracy, SN8205/8205UFL

Symbol	Parameter	Test conditions	Тур	Max(2)	Unit
ET	Total unadjusted error		±2	±5	
Е	Offset error	fpclk2 = 60 MHz,	±1.	±2.5	LSB
Е	Gain error	fADC = 30 MHz, RAIN < 10	±1.	±3	
ED	Differential linearity error	$k\Omega$, VDDA = 1.8(3) to 3.6 V	±1	±2	
EL	Integral linearity error		±1.	±3	

- 1. Better performance could be achieved in restricted VDD, frequency and temperature ranges.
- 2. Based on characterization, not tested in production.
- 3. If IRROFF is set to VDD, this value can be lowered to 1.7 V when the device operates in the 0 to 70 °C temperature range.

NOTE: ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.






FIGURE 3.7: ADC Accuracy Characteristics, SN8205/8205UFL

- 1. Example of an actual transfer curve.
- 2. Ideal transfer curve.
- 3. End point correlation line.
- 4. ET = Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves.
 - EO = Offset Error: deviation between the first actual transition and the first ideal one.
 - EG = Gain Error: deviation between the last ideal transition and the last actual one.
 - ED = Differential Linearity Error: maximum deviation between actual steps and the ideal one.
 - EL = Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.




FIGURE 3.8: Typical Connection Diagram Using the ADC, SN8205/8205UFL

Cparasitic represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high Cparasitic value downgrades conversion accuracy. To remedy this, fADC should be reduced.





3.8 DAC Electrical Specifications

Table 3.22: DAC Characteristics, SN8200/8200UFL

Symbol	Parameter	Min	Тур	Max	Unit	Comments
V_{DDA}	Analog supply voltage	2.4	-	3.6	V	
V _{REF+}	Reference supply voltage	2.4	-	3.6	V	V _{REF+} must always be below VDDA
V _{SSA}	Ground	0	-	0	V	
	Resistive load vs. V _{SSA} with buffer ON	5	-	-	kΩ	
R _{LOAD(} 1)	Resistive load vs. V _{DDA} with buffer ON	15	-	-	kΩ	
R _O ⁽¹⁾	Impedance output with buffer OFF	-	-	15	kΩ	When the buffer is OFF, the Minimum resistive load between DAC_OUT and V_{SS} to have a 1% accuracy is 1.5 M Ω
C _{LOAD} ⁽¹⁾	Capacitive load	-	-	50	pF	Maximum capacitive load at DAC_OUT pin (when the buffer is ON).
DAC_OUT	Lower DAC_OUT voltage with					It gives the maximum output excursion o the DAC.
min ⁽¹⁾	buffer ON	0.2	-	-	V	It corresponds to 12-bit input code (0x0E0) to (0xF1C) at V _{REF+} = 3.6 V
DAC_OUT max ⁽¹⁾	Higher DAC_OUT voltage with buffer ON	-	-	V _{DDA} - 0.2	V	and (0x155) and (0xEAB) at V _{REF+} = 2.4 V
DAC_OUT min ⁽¹⁾	Lower DAC_OUT voltage with buffer OFF	-	0.5		mV	
DAC_OUT max ⁽¹⁾	Higher DAC_OUT voltage with buffer OFF	-		V _{REF+} – 10 mV	V	It gives the maximum output excursion o the DAC.
I _{DDVREF} +	DAC DC current consump- tion in quiescent mode (Standby mode)	-		380	μA	With no load, worst code (0x0E4) at V _{REF+} = 3.6 V in terms of DC consump tion on the inputs
I _{DDA}	DAC DC current consump-	-		380	μA	With no load, middle code (0x800) on the inputs
	tion in quiescent mode (Standby mode)	-		480	μA	With no load, worst code (0xF1C) at V _{REF+} = 3.6 V in terms of DC consumption on the inputs
DNL ⁽²⁾	Differential non linearity Difference between two consecutive code-1LSB)	-		±0.5	LSB	Given for the DAC in 10-bit configuratio
	30110000011000011000)	-		±3	LSB	Given for the DAC in 12-bit configuratio
INL ⁽²⁾	Integral non linearity (difference between measured value at Code i and the value at Code i on a line	-	-	±1	LSB	Given for the DAC in 10-bit configuration
	drawn between Code 0 and last Code 1023)	-	-	±4	LSB	Given for the DAC in 12-bit configuration





Table 3.22: DAC Characteristics, SN8200/8200UFL (Continued)

Offset (2)	Offset error	-	-	±10	mV	Given for the DAC in 12-bit configuration
	(difference between					
	measured value at Code	-	-	±3	LSB	Given for the DAC in 10-bit at V _{REF+}
	(0x800) and the ideal value =					= 3.6 V
	V _{REF+} /2)	-	-	±12	LSB	Given for the DAC in 12-bit at V _{REF+}
						= 3.6 V
Gain error ⁽²⁾	Gain error	-	-	±0.5	%	Given for the DAC in 12bit configuration
t _{SETTLING} (2)	Settling time (full scale: for a 10- bit input code transition between the lowest and the highest input	-	3	4	μs	C_{LOAD} ≤ 50 pF, R_{LOAD} ≥ 5 kΩ
	codes when DAC_OUT reaches final value±1LSB					
Update rate ⁽²⁾	Max frequency for a correct DAC_OUT change when	-	-	1	MS/s	C_{LOAD} ≤ 50 pF, R_{LOAD} ≥ 5 kΩ
	small variation in the input code (from code i to i+1LSB)					
t _{WAKEUP} (2)	Wakeup time from off state	-	6.5	10	μs	C _{LOAD} ≤ 50 pF, R _{LOAD} ≥ 5 kΩ
	(Setting the ENx bit in the					input code between lowest and highest
	DAC Control register)					
PSRR+ ⁽¹⁾	Power supply rejection ratio (to VDDA) (static DC	-	-67	-40	dB	No R _{LOAD} , C _{LOAD} = 50 pF
	measurement					

^{1.} Guaranteed by design, not tested in production.

^{2.} Preliminary values.





Table 3.23: DAC Characteristic, SN8205/8205UFL

Symbol	Paramet	Mi	Ту	М	Unit	Comments
V_{DDA}	Analog supply voltage	1.8(1	-	3.6	V	
V_{REF+}	Reference supply voltage	1.8(1	-	3.6	V	$V_{REF+} \le V_{DDA}$
V_{SSA}	Ground	0	-	0	V	
R _{LOAD} (2)	Resistive load with buffer ON	5	-	-	kΩ	
R _O (2)	Impedance output with buffer OFF	-	-	15	kΩ	When the buffer is OFF, the Minimum resistive load between DAC_OUT and VSS to have a 1% accuracy is $$1.5\ M\Omega$$
C _{LOAD(2)}	Capacitive load	-	-	50	pF	Maximum capacitive load at DAC_OUT pin (when the buffer is ON).
DAC_OUT	Lower DAC_OUT voltage with buffer ON	0.2	-	-	V	It gives the maximum output excursion of the DAC. It corresponds to 12-bit input code (0x0E0) to (0xF1C) at V _{REF+} =
DAC_OUT max ⁽²⁾	Higher DAC_OUT voltage with buffer ON	-	-	VDDA - 0.2	V	3.6 V and (0x1C7) to (0xE38) at $V_{REF+} = 1.8 \text{ V}$
DAC_OUT min ⁽²⁾	Lower DAC_OUT voltage with buffer OFF	-	0.5	-	mV	
DAC_OUT max ⁽²⁾	Higher DAC_OUT voltage with buffer OFF	-	-	VREF+ -	V	It gives the maximum output excursion of the DAC.
l _{VREF+} (4)	DAC DC VREF current consumption in quiescent mode	-	170	240		With no load, worst code (0x800) at V _{REF+} = 3.6 V in terms of DC consumption on the inputs
V. E	(Standby mode)	-	50	75	μА	With no load, worst code (0xF1C) at V _{REF+} = 3.6 V in terms of DC consumption on the inputs
I _{DDA} ⁽⁴⁾	DAC DC VDDA current con-	-	280	380	μA	With no load, middle code (0x800) on the inputs
	sumption in quiescent mode(3)	-	475	625	μA	With no load, worst code (0xF1C) at V _{REF} + = 3.6 V in terms of DC consumption on the inputs
DNL ⁽⁴⁾	Differential non linearity Difference between two consecutive code-1LSB)	-	-	±0.5	LSB	Given for the DAC in 10-bit configuration.
	·	-	-	±2	LSB	Given for the DAC in 12-bit configuration.
INL(4)	Integral non linearity (difference between measured value at Code i and the value at Code i	-	-	±1	LSB	Given for the DAC in 10-bit configuration.
	on a line drawn between Code 0 and last Code 1023)					Given for the DAC in 12-bit configu-





Table 3.23: DAC Characteristic, SN8205/8205UFL (Continued)

					1	
Offset ⁽⁴⁾	Offset error					Given for the DAC in 12-bit configu-
	(difference between	-	-	±10	mV	ration
	measured value at Code					Given for the DAC in 10-bit at
	(0x800) and the ideal value =	-	-	±3	LSB	VREF+ = 3.6 V
	VREF+/2)	-	-	±12	LSB	Given for the DAC in 12-bit at VREF+ = 3.6 V
- (4)	Gain error					Given for the DAC in 12-bit configu-
Gain error ⁽⁴⁾	Camono	-	-	±0.5	%	ration
t _{SETTLING} ⁽⁴⁾	Settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±4LSB	-	3	6	μs	C _{LOAD} ≤ 50 pF, R _{LOAD} ≥ 5 kΩ
THD ⁽⁴⁾	Total Harmonic Distortion					$C_{LOAD} \le 50 \text{ pF},$
1115	Buffer ON	-	-	-	dB	R _{LOAD} ≥ 5 kΩ
Update rate ⁽²⁾	Max frequency for a correct					C _{LOAD} ≤ 50 pF,
	DAC_OUT change when				MS/s	R _{LOAD} ≥ 5 kΩ
	small variation in the input code (from code i to i+1LSB)	-	-	1		
	,					0 150 5 5 5 5 5 6
t WAKEUP ⁽⁴⁾	Wakeup time from off state (Setting the ENx bit in the DAC Control register)	-	6.5	10	μs	$C_{LOAD} \le 50$ pF, $R_{LOAD} \ge 5$ k Ω input code between lowest and highest possible ones.
PSRR+	Power supply rejection ratio (to VDDA) (static DC measurement)	-	-67	-40	dB	No RLOAD, CLOAD = 50 pF

3.9 DC/RF Characteristics for IEEE 802.11b

Conditions: 25°C, VDD_WIFI_IN=3.6 V, VDD= 3.3 V, 11 MBps mode unless otherwise specified. Parameters measured at RF connector.

Table 3.24: RF Characteristics for IEEE 802.11b

Parameters	Specification			
Standards conformance		IEEE 802	.11b	
Modulation		DSSS/C	CK	
Physical layer data rate	1,2,5.5,11 Mbps			
RF Characteristics	Minimum Typical Maximum Unit			
Frequency range	2400		2483.5	MHz
Carrier frequency error	-20 +20 pp			
Transmit output power ¹	16 18 20 dBr			
Spectrum mask				
1 st side lobes	30 dBr			
2 nd side lobes			-50	dBr





Table 3.24: RF Characteristics for IEEE 802.11b (Continued)

Power-on and power-down ramp			2	μs
RF carrier suppression	15			dBc
Modulation accuracy (EVM)			35	%
Out-of-band spurious emissions:				
30 MHz to 1 GHz, BW=100 kHz			-96	dBm
1 GHz to 12.75 GHz, BW=1 MHz			-41	dBm
1.8 GHz to 1.9 GHz, BW=1 MHz			-65	dBm
5.15 GHz to5.3 GHz, BW=1 MHz			-85	dBm
Receive sensitivity ¹				
1 Mbps, FER≤ 8%	-94	-96		dBm
11 Mbps, FER≤ 8%	-86	-88		dBm
Maximum input level, FER≤ 8%	-9.5			dBm
Adjacent channel rejection, FER≤ 8%	35			dB

Notes: Derate by 1.5 dB for temperatures less than -10°C or more than +55°C in both transmit and receive modes.

3.10 DC/RF Characteristics for IEEE 802.11g

Conditions: 25°C, VDD_WIFI_IN=3.6 V, VDD= 3.3 V, 54 Mbps mode unless otherwise specified. Parameters measured at RF connector.

Table 3.25: RF Characteristics for IEEE 802.11g

Parameters		Specification			
Standards conformance		IEEE 802.11g			
Modulation		OFDM	1		
Data rate	6, 9	9, 12, 18, 24, 36	, 48, 54 Mbps		
RF Characteristics	Minimum	Typical	Maximum	Unit	
Frequency range	2400		2483.5	MHz	
Carrier frequency error	-20		+20	ppm	
Transmit output power	12.5	14.5	16.5	dBm	
Spectrum mask:			•		
9 MHz to 11 MHz, 0 dB to -20 dB	0		-	dB	
11 MHz to 20 MHz, -20 dB to -28 dB	0		-	dB	
20 MHz to 30 MHz, -28 dB to -40 dB	0		-	dB	
30 MHz to 33 MHz, -40 dB	0		-	dB	
Constellation Error (EVM)			-25	dB	
Out-of-band spurious emissions:		•	•		
30 MHz to 1 GHz, BW=100 kHz			-96	dBm	
1 GHz to 12.75 GHz, BW=1 MHz			-41	dBm	
1.8 GHz to 1.9 GHz, BW=1 MHz			-65	dBm	
5.15 GHz to5.3 GHz, BW=1 MHz			-85	dBm	





Table 3.25: RF Characteristics for IEEE 802.11g (Continued)

Received Sensitivity:			
6 Mbps, PER ≤ 10%	-87	-89	 dBm
54 Mbps, PER ≤ 10%	-72	-74	 dBm
Maximum input level, PER ≤ 10%	-13		 dBm
Adjacent channel rejection, PER ≤ 10%	-1		dB

Notes: Derate by 1.5 dB for temperatures less than -10°C or more than +55°C in both transmit and receive modes.

3.11 DC/RF Characteristics for IEEE 802.11n

Conditions: 25 °C, VDD_WIFI_IN=3.6 V, VDD= 3.3 V, 65 Mbps mode unless otherwise specified. Modules measured with 50Ω load.

Table 3.26: RF Characteristics for IEEE 802.11n

Parameters		Specification			
Standards conformance		IEEE 802.11n			
Modulation		OFDI	M		
Data rate	6.5, 13	3, 19.5, 26, 39,	52, 58.5, 65 Mb	ps	
RF Characteristics	Minimum	Typical	Maximum	Unit	
Frequency range	2400		2483.5	MHz	
Carrier frequency error	-20		+20	Ppm	
Power level	11	13	15	dBm	
Spectrum mask:		•	•		
9 MHz to 11 MHz, 0 dB to -20 dB	0		-	dB	
11 MHz to 20 MHz, -20 dB to -28 dB	0		-	dB	
20 MHz to 30 MHz, -28 dB to -45 dB	0		-	dB	
30 MHz to 33 MHz, -45 dB	0		-	dB	
Constellation Error (EVM)			-28	dB	
Out-of-band spurious emissions:		•	1	•	
30 MHz to 1 GHz, BW=100 kHz			-96	dBm	
1 GHz to 12.75 GHz, BW=1 MHz			-41	dBm	
1.8 GHz to 1.9 GHz, BW=1 MHz			-65	dBm	
5.15 GHz to 5.3 GHz, BW=1 MHz			-85	dBm	
Received Minimum Sensitivity:		1	•	•	
65 Mbps, PER ≤ 10%	-69	-71		dBm	
Maximum input level, PER ≤ 10%	-13			dB	
Adjacent channel rejection, PER ≤ 10%	-2			dB	

Notes: Derate by 1.5 dB for temperatures less than -10°C or more than +55°C in both transmit and receive modes.





4 Environmental Specifications

4.1 Absolute Maximum Rating

Table 4.1: Absolute Maximum Rating

Symbol	Description	Minimum	Maximum	Unit
T _{op}	Operating temperature	-30	85	°C
T _{st}	Storage temperature	-40	85	°C
VDD	Power supply	0	4.0	V
VBAT	Power supply for backup circuitry when VDD is not present	0	4.0	V
VDD_WiFi	Wi-Fi Power supply	0	6.0	V
RFin	RF input power		0	dBm
MSL	Moisture Sensitivity Level	3		
RoHS2	Restriction of Hazardous Substances	Compliant		

4.2 Recommended Operating Conditions

Table 4.2: Recommended Operating Conditions

	Minimum (V)	Typical (V)	Maximum (V)	Supply Current Specification (mA)
VDD	2.4	3.3	3.6	150
VBAT	2.0	3.3	3.6	10
VDD_WiFi	3.0	3.6	4.0	500





5 Regulatory Information

The SN820X complies with Part 15 of the FCC rules and, using the integrated antenna has been tested to comply with FCC CFR Part 15. The device meets the requirements for modular transmitter approval as detailed in the FCC public notice DA00.1407. Using the external antenna, The SN820XUFL module has also been qualified and approved for use with the 5 dBi antenna from Microchip Technology, part number TRF1002.

For more information refer to the SN820X Module User Manual.





6 Technical Support Contact

SyChip LLC

4441 Sigma Road

Dallas, TX 75244

USA

Tel: (972) 202-8900

Fax: (972) 633-0327

Note: SyChip LLC is a subsidiary of Murata Electronics, North America.

6.1 Disclaimer

Please read this notice before using the SN820X product.

1. Please note that the only warranty that SyChip LLC ("SyChip") provides regarding the products is its conformance to the specifications provided herein. Accordingly, SyChip shall not be responsible for any defects in products or equipment incorporating such products, which are caused under the conditions other than those specified in this specification.

SYCHIP HEREBY DISCLAIMS ALL OTHER WARRANTIES REGARDING THE PRODUCTS, EXPRESS OR IMPLIED, INCLUDING WITHOUT LIMITATION ANY WARRANTY OF FITNESS FOR A PARTICULAR PURPOSE, THAT THEY ARE DEFECT-FREE, OR AGAINST INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. YOU AGREE TO INDEMNIFY AND DEFEND SYCHIP AND ITS AFFILIATES AGAINST ALL CLAIMS, DAMAGES, COSTS AND EXPENSES THAT MAY BE INCURRED, INCLUDING WITHOUT LIMITATION, ATTORNEY FEES AND COSTS, DUE TO THE USE OF PRODUCTS.

- 2. The product is designed and manufactured for general applications, and not for any particular application, so testing and use of the product shall be conducted at your own risk and responsibility. Specifically, please observe the following:
 - Please conduct validation and verification of the products in actual condition of mounting and operating environment before commercial shipment of the equipment.
 - vii. Please pay attention to minimize any mechanical vibration or shock, not to drop the product or a substrate that contains the product during transportation.
 - viii. Since the application of static electricity or overvoltage may cause a defect in the product or deterioration of its reliability, caution must be taken against exposure to any static electricity generated by electrified items such as work benches, soldering irons, tools, carrying containers, etc.

Caution shall be taken to avoid overstress to the product during and after the soldering process.

- ix. Since the applied soldering method may deteriorate the reliability, thorough evaluation is recommended.
- x. In case the product is to be used in equipment or electric circuit that requires high safety or reliability function or performance, sufficient reliability evaluation checks for safety shall be performed before commercial shipment and moreover, due consideration to install a protective circuit is strongly recommended at customer's design stage. Please provide an appropriate fail-safe function on your product to prevent any damages that may be caused by the abnormal function or the failure of our product.





Notwithstanding the foregoing, the product shall not be used in any application listed below which requires especially high reliability for the prevention of such defect as may directly cause damage to the third party's life, body or property.

- Aircraft equipment
- Aerospace equipment
- Undersea equipment
- Power plant control equipment
- Medical equipment
- Transportation equipment (vehicles, trains, ships, etc.)
- · Traffic signal equipment
- Disaster prevention / crime prevention equipment
- Application of similar complexity and/or reliability requirements to the applications listed in the above.
- 2. SyChip's warranty as provided in Clause 1 above that the products comply with descriptions expressly specified in the specifications shall be effective for a period of six (6) months from the date of delivery. SyChip shall not be liable for any defects that occur in dry packed products that are installed more than six (6) months after shipment.

SyChip's liability under this warranty shall be limited to products that are returned during the warranty period to the address designated by SyChip and that are determined by SyChip not to conform to such warranty. If SyChip elects to repair or replace such products, SyChip shall have reasonable time to repair such products or provide replacements. Repaired products shall be warranted for the remainder of the original warranty period. Replaced products shall be warranted for a new full warranty period.

For avoidance of doubt, SyChip shall not be liable for any defects that are caused by neglect, misuse or mistreatment by an entity other than SyChip including improper installation or testing, or for any products that have been altered or modified in any way by an entity other than SyChip. Moreover, SyChip shall not be liable for any defects that result from your or third party's design, specifications or instructions for such products.

- 3. Testing and other quality control techniques are used to the extent SyChip deems necessary. Unless mandated by government requirements, SyChip does not necessarily test all parameters of each product.
- 4. End of Life Please note that we may discontinue the manufacture of products, due to reasons such as, but not limited to, end of supply of materials and/or components from our suppliers.





7 Ordering Information

Table 7.1: SN8200/8200UFL Ordering Information

Product	RFM Model Number	RFM Part Number	Standard Order Increment
SN8200 Evaluation Kit	SN8200EVK+	88-00151-95	1 pc
SN8200 Module in Tape & Reel	SN8200	88-00151-00	400 pcs
SN8200UFL Evaluation Kit	SN8200UFLEVK+	88-00151-97	1 pc
SN8200UFL Module in Tape & Reel	SN8200UFL	88-00151-02	400 pcs

Table 7.2: SN8205/8205UFL Ordering Information

Product	RFM Model Number	RFM Part Number	Standard Order Increment
SN8205 Evaluation Kit	SN8200EVK+	88-00158-95	1 pc
SN8205 Module in Tape & Reel	SN8200	88-00158-00	400 pcs
SN8205UFL Evaluation Kit	SN8200UFLEVK+	88-00158-97	1 pc
SN8205UFL Module in Tape & Reel	SN8200UFL	88-00158-02	400 pcs