# SprIoT 6UL

#### Table of Content

Table	of Content
Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	1DX Module
Page 5	CPU PWR
Page 6	LvDDR3
Page 7	еММС
Page 8	CPU PERI1
Page 9	CPU PERI2
Page 10	PWR MGR
Page 11	SOM 80x2 Connectors
Page 12	
Page 13	
Page 14	
Page 15	
Page 16	
Page 17	
Page 18	
Page 19	
Page 20	
Page 21	
Page 22	
Page 23	
Page 24	
Page 25	
Page 26	
Page 26	
Page 27	
Page 28	

1. Unless Otherwise Specified:

All resistors are in ohms, 10%, 1/8 Watt,0603 All capacitors are in uF, 20%, 50V,0603 All voltages are DC

All polarized capacitors are aluminum electrolytic

2. Interrupted lines coded with the same letter or letter combinations are electrically connected.

### Schematics DevBoard

#### **Revision History**

2016-09-08		
-	or reference only.	or reference only. The number

4. Special signal usage:


\_B Denotes - Active-Low Signal


<> or [] Denotes - Vectored Signals


5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

Murata, Inc. 4100 Midway Road, Suite 205 Carrollton, TX 75007						
itle	Title and Rev History					
Size	Document Number Engineer Re					
c	801108				VH	PR2
Date:	Tuesday, August 01, 2017	Sheet	1	of	11	


# i.MX6UL-SOM EVK Block Diagram









## i.MX6UL PWR






## DDR3/LvDDR3






Murata, Inc. 4100 Midway Road, Suite 2050 Carrollton, TX 75007 muRata Flash Engineer Rev 801108 VH PR2 Monday, March 06, 2017



### JTAG Debug



MCIMX6G2DVM05AA



