
# ALU HW4: Sign-Extension-Bit Reduction

### **Outlines**

- reduction of sign-extension bits for signed multiplier
  - Verilog operator \* for unsigned data \* (operator\_unsigned)
  - Verilog operator for \* for signed data (operator\_signed)
  - partial product (pp) row addition without optimized signextension bits for signed data (row)
  - pp row addition with optimized sign extension bits (row\_)opt)
  - modified Baugh-Wooley reduction (row\_mbw)
  - addition of radix-4 Booth recoded pp rows without signextension bit optimization (row\_booth)
  - addition of radix-4 Booth recoded rows with optimized sign-extension bits

### partial product reduction

- partial product bit (ppb) matrix contains n rows of partial products, including sign-extension bits
  - e.g., n=6 as shown below
- carry save addition (CSA) can efficiently reduce # of partial product rows into 2 using
  - either row-based CSA (in units of partial product rows), or
  - column-based CSA (in unit of ppb, from rightmost column)
- But for easy coding, provided Verilog codes use forloop to sum up all rows



### Reduction of Sign-Extension Bits

- modify the partial product generation part in the provided multiplier codes to reduce the signextension bits
  - medod-1 (ppb): regular partial-product bit (ppb) array
  - method-2 (mbw): modified Baugh-Wooley
  - method-3 (booth): radix-4 Booth
- Do experiments on three different precisions
  - -8x8
  - -8x16
  - -16x16
- compare with direct \* operator for signed data

# Method-1: partial product row addition (row\_opt)

 partial product row accumulation with optimized sign extention bits (row opt)

$$10 \quad 9 \quad 8 \quad 7 \quad 6 \quad 5 \quad 4 \quad 3 \quad 2 \quad 1 \quad 0$$

$$\overline{s_1} \quad s_1 \quad \circ \quad \circ \quad \circ \quad \circ$$

$$\overline{s_2} \quad \circ \quad \circ \quad \circ \quad \circ$$

$$\overline{s_3} \quad \circ \quad \circ \quad \circ \quad \circ$$

$$\overline{s_4} \quad \circ \quad \circ \quad \circ \quad \circ$$

$$\overline{s_5} \quad \circ \quad \circ \quad \circ \quad \circ$$

$$\overline{s_5} \quad \circ \quad \circ \quad \circ \quad \circ$$

$$\overline{s_6} \quad \circ \quad \circ \quad \circ \quad \circ$$

$$\overline{s_{100}} \quad 33$$

# Method-2: Modified Baugh-Wooley (row\_mbw)

- modified Baugh Wooley for negative partial product bits
- partial product row addition (row\_mbw)

#### Using the Negative-Weight Property of the Sign Bit

Sign extension is a way of converting negatively weighted bits (negabits) to positively weighted bits (posibits) to facilitate reduction, but there are other methods of accomplishing the same without introducing a lot of extra bits


Baugh and Wooley have contributed two such methods

Baugh-Wooley 2's-complement multiplication.



# Method-2: Modified Baugh-Wooley (row\_mbw)

• 1-s = s' for s in  $\{0, 1\}$ 



# Method-3: Radix-4 Boot (row\_booth\_opt)

 row addition of radix-4 Booth recoded partial products with optimized sign extension bits

## **Summarized Comparison Table**

- operator: using Verilog operator \* directly for signed (unsigned) data
- row: partial product row addition without reduction of sign extension bits
- row\_opt: partial product row addition with optimized sign-extension bits
- row\_booth: radix-4 Booth recoded partial product row addition without reduction of sign extension bits
- row\_booth\_opt: radix-4 Booth recoded pp row addition with optimized signextension bits

| signed mxn    |           | operator<br>(unsigned) |     |       | row  |     |       | row_opt |     |       | row_mbw |     |       | row_booth |     |       | row_booth_opt |     |       |
|---------------|-----------|------------------------|-----|-------|------|-----|-------|---------|-----|-------|---------|-----|-------|-----------|-----|-------|---------------|-----|-------|
|               |           | area                   | mid | delay | area | mid | delay | area    | mid | delay | area    | mid | delay | area      | mid | delay | area          | mid | delay |
| area<br>(um2) | CL(total) |                        |     |       |      |     |       |         |     |       |         |     |       |           |     |       |               |     |       |
| time<br>(ns)  | delay     |                        |     |       |      |     |       |         |     |       |         |     |       |           |     |       |               |     |       |
| nower         | dynamic   |                        |     |       |      |     |       |         |     |       |         |     |       |           |     |       |               |     |       |
|               | leakage   |                        |     |       |      |     |       |         |     |       |         |     |       |           |     |       |               |     |       |
|               | total     |                        |     |       |      |     |       |         |     |       |         |     |       |           |     |       |               |     |       |