Morteza Baradaran

434-257-3579
rgq5aw@virginia.edu
Homepage - in Linkedin
github.com/Morteza1814

85 Engineer's Way, Rice Hall, Office:Rice 530 University of Virginia, Charlottesville, VA 22904

(Language: *C/C++, Python*)

Overview

My interests lie broadly in Computer Architecture and Domain Specific Accelerators. I'm interested in exploring novel hardware and software techniques to enhance the performance, energy efficiency, and programmability of domain specific accelerators.

Highlights of my research experience: During my Ph.D., I developed high-performance accelerators and tools for data-intensive workloads, including TriPIM (triangle counting on UPMEM PIM) and PARMIK (fast, memory-efficient genomic aligner). I designed a PIM-enabled architecture to accelerate a hybrid Transformer-CNN model (e.g., SAM2) by addressing memory bottlenecks. I collaborated on PIMeval/PIMbench for PIM simulation and benchmarking, as well as Sangam (chiplet-based PIM for LLM inference).

Education

University of Virginia, Charlottesville, USA
Ph.D., Computer Science (Advisor: Prof. Kevin Skadron)

Sharif University of Technology, Tehran, Iran
M.Sc., Computer Architecture (Advisor: Prof. H. Sarbazi-Azad)

Shahed University, Tehran, Iran
B.Sc., Computer Engineering

Sep. 2021 - Now
(GPA: 3.95)

Sep. 2010 - June 2012

Notable Projects

Accelerating Computer Vision Tasks using Processing-in-Memory

Goal: Accelerating hybrid Transformer-CNN architectures (e.g., SAM2) through Processing-in-Memory techniques.

Sangam: A Chiplet-Based DRAM-PIM Accelerator with CXL Integration for LLM Inferencing (Language: C/C++, Python)

Goal: Accelerating LLM inferencing through Chiplet-Based Processing-in-Memory techniques.

PARMIK: PArtial Read Matching with Inexpensive K-mers (Language: C/C++, Python)

Goal: A fast and memory-efficient tool for identifying the "Partial Match" region between two genomic sequences.

Links: GitHub | Paper

PIMeval simulator and PIMbench suite

Goal: A PIM simulation and benchmark framework.

Links: GitHub | Paper

Swift: A Multi-FPGA Framework for Scaling Up Accelerated Graph Analytics

Goal: A scalable FPGA-based graph accelerator framework to handle large graphs efficiently.

Links: Paper

TriPIM: Exact Triangle Counting on UPMEM Processing-in-Memory for Graph Analytics (Language: C/C++, Python)

Goal: Efficient Triangle Counting Powered by Binary Search and In-Memory Processing (UPMEM).

Links: GitHub

FGG Formacing Locality and Burfataking for Optimal Cooking in Cook Structures

ECG: Expressing Locality and Prefetching for Optimal Caching in Graph Structures (Language: C/C++, Python)

Goal: Enriching graph data with cache optimizations to improve prefetching and replacement policies in graph analytics.

Links: GitHub | Paper

HashMem: PIM-based Hashmap Accelerator (Language: C/C++)

<u>Goal:</u> A PIM-based Hashmap Accelerator.

Links: GitHub | Paper

Energy Consumption Analysis of Instruction Cache Prefetching (Language: C/C++, Framework: ChampSim, CACTI-7)

 $\underline{\textbf{Goal:}} \ \textbf{Evaluating the energy consumption of instruction cache prefetching techniques}.$

Links: GitHub | Paper

Banking Integrated Card Personalization System (IPS) (Language: C/C++, Java)

 $\underline{\textbf{Goal:}} \ \textbf{A} \ \textbf{Banking Card Personalization System Capable of Acquiring Customers'} \ \textbf{data and Personalizing it for Banking Cards.}$

Automatic Train Control Systems for Metro and Urban Railway (Language: C++)

Goal: Developing and Analyzing Metro & Urban Railway Signalling and Telecommunication Systems (i.e., ATC, ATP, etc).

Publications

• M. Baradaran, K. Kiyawat, A. Shekar, A. T. Mughrabi, and K. Skadron, "TriPIM: Exact Triangle Counting on UPMEM Processing-in-Memory for Graph Analytics," in *International Symposium on Memory Systems (MEMSYS)*, 2025

- · K. Kiyawat, Z. Fan, Y. Seneviratne, M. Baradaran, A. Shekar, Z. Xia, M. Kang, and K. Skadron, "Sangam: A Chiplet-Based DRAM-PIM Accelerator with CXL Integration for LLM Inferencing," 2025. In submission
- M. Baradaran, R. Layer, and K. Skadron, "PARMIK: PArtial Read Matching with Inexpensive K-mers," 2025. Submitted to Bioinformatics
- · W. Jaiyeoba, A. T. Mughrabi, M. Baradaran, B. Gul, and K. Skadron, "Swift: A Multi-FPGA Framework for Scaling Up Accelerated Graph Analytics," in International Conference on Field Programmable Technology (FPT), 2024
- F. A. Siddique, D. Guo, Z. Fan, M. Gholamrezaei, M. Baradaran, A. Ahmed, H. Abbot, K. Durrer, K. Nandagopal, E. Ermovick, K. Kiyawat, B. Gul, A. Mughrabi, A. Venkat, and K. Skadron, "Architectural Modeling and Benchmarking for Digital DRAM PIM," in International Symposium on Workload Characterization (IISWC), 2024
- A. T. Mughrabi, M. Baradaran, A. Samara, and K. Skadron, "ECG: Expressing Locality and Prefetching for Optimal Caching in Graph Structures," in International Parallel and Distributed Processing Symposium Workshops (IPDPSW), 2024
- · M. Baradaran, A. Ansari, M. Sadrosadati, and H. Sarbazi-Azad, "Energy Consumption Analysis of Instruction Cache Prefetching," in International Symposium on Computer Architecture and High Performance Computing Workshops (SBAC-PADW), 2023
- A. Shekar, M. Baradaran, S. Tajdari, and K. Skadron, "HashMem: PIM-based Hashmap Accelerator," in International Workshop on Domain-Specific System Architecture at ISCA, Orlando, Florida, 2023
- M. Baradaran and M. Zarei, Theory of Automata and Machine Language. National Library of Iran, 2013. Published between 2012-2013

Work Experience

Informatics Services Corp, Tehran, Iran Senior Software Development Engineer: Design and Development of Debit and Credit Card Personalization Systems	Sep. 2018 - Aug. 2021
TOSAN Group Corp, Tehran, Iran Lead Software Engineer: POS Development for ticketing system of Tehran Metro (QR, contactless cards)	June 2017 - Apr. 2018
MAHARAN Co, Tehran, Iran Software Engineer: Design & development of Automatic Train Control (ATC) and intermediate block system	May 2015 - Feb. 2017
National-ID Co, Tehran, Iran Hardware Specialist: Smart Card OS Design and Implementation including Memory management, File system, and I/O	Jul 2012 - Dec. 2013

Professional Services

The Journal of Supercomputing (JS) - Peer reviewer	2024-present
International Conference on Computer Design (ICCD) - Peer co-reviewer	2023

Presentations

TECHCON (presentation) Title: TriPIM: Efficient Triangle Counting on PIM Technologies — A Binary Search Approach	Sep 2024
Genome Informatics (poster) Title: Enhancing pandemic preparedness—A novel partial matching approach for identifying similar genetic material from diverse sources for pathogen surveillance	Dec 2023

Teaching Experience	
Teaching Assistant, CS3130: Undergraduate Computer Systems & Organization 2 University of Virginia	Fall 2024
Teaching Assistant, CS4414: Undergraduate Operating System University of Virginia	Fall 2023
Teaching Assistant, CS4414: Undergraduate Operating System University of Virginia	Fall 2022

Skills

Programming Languages/APIs: C/C++, CUDA, Java, Python, Verilog, Bash, Assembly

Simulation Tools: Gem5, SniperSim, DRAMsim3, ChampSim, CACTI, Synopsys Design Compiler, UPMEM Functional Sim

Performance & Benchmarking: SPEC/PARSEC Benchmarks, GAP Benchmark, prim-benchmarks, Gunrock, Ligra, InSituBench

References

Three references will be made available upon request.