AC6321A Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: V1.0

Date: 2021.01.22

AC6321A Features

High performance 32-bit RISC CPU

- RISC 32-bit CPU
- DC-96MHz operation
- 73KB data RAM
- 8KB I-cache 2way
- 1KB Rocache 1way
- 64 Vectored interrupts
- 8 Levels interrupt priority

Flexible I/O

- 25 GPIO pins
- All GPIO pins can be programmable as input or output individually
- All GPIO pins are internal pull-up/pull-down selectable individually
- CMOS/TTL level schmitt triggered input
- External wake up/interrupt on all GPIOs

Peripheral Feature

- Two Full Speed USB OTG controller
- Four Multi-function 32-bit timers, support capture and PWM mode
- Three full-duplex advanced UART(DMA)
- Three SPI interface supports host and device mode (DMA)
- One IIC interface supports host and device mode
- RTC, with alarm clock and time base to wake up the chip
- 16-bit PWM generator for motor driving
- Three IQ Encoder
- 16 channels 10-bit ADC
- 1 channel 8 levels Low Power Detector

- Embedded PMU support low power mode
- 2 Crystal Oscillator
- Watchdog
- Power-on reset

Bluetooth Feature

- CMOS single-chip fully-integrated radio and baseband
- Compliant with Bluetooth
- V5.0+BR+EDR+BLE specification
- Bluetooth Piconet and Scatternet support
- Meet class2 and class3 transmitting power requirement
- Support GFSK and π/4 DQPSK all packet types
- Provides +8dbm transmitting power
- Receiver with -92dBm sensitivity
- Support a2dp\avctp\avdtp\avrcp\hfp\spp\smp\att\gap\ gatt\rfcomm\sdp\l2cap profile

Power Supply

- LDOIN is 4.5V to 5.5V
- **VBAT** is 1.8V to 4.5V
- **VDDIO** is 1.8V to 3.4V

Packages

QFN32(4x4mm)

Temperature

- Operating temperature: -40°C to +85°C
- Storage temperature: -65°C to +150°C

1. Block Diagram




Figure 1-1 AC6321A_QFN32 Block Diagram

2. Pin Definition

2.1 Pin Assignment




Figure 2-1 AC6321A QFN32 Package Diagram

2.2 Pin Description

Table 2-1 AC6321A_QFN32 Pin Description

PIN NO.	Name	I/O Type	Function	Other Function
1	PB0	I/O	GPIO (High Voltage)	CLKOUT0; UART1_TXB: Uart1 Data Out(B); TMR2CK;
2	SW	P	DC-DC Switch Pin	-
3	VBAT	P	LDO Power	-
4	LDOIN/PP0	P	Charge Power 5V	PWM3: Timer3 PWM Output; UART0_TXD: Uart0 Data Out(D); UART0_RXD: Uart0 Data In(D);
5	VDDIO	P	IO Power 3.3V	-
6	BTAVDD	P	Core Power 1.3V	-//
7	PA9	I/O	GPIO (pull up)	Long Press Reset; ADC8: ADC Channel 8;
	P00	I/O	GPIO (High Voltage)	
8	BT_RF	-/	RF Antenna	-
9	BTOSCI	I	BTOSCI	-
10	BTOSCO	О	BTOSCO	-
11	PA8	I/O	GPIO	TMR3: Timer3 Clock In; SPI1_DOA: SPI1 Data Out(A); IIC_SDA_C: IIC SDA(C); ADC4: ADC Channel 4; UART1_RXC: Uart1 Data In(C); PWMCH1L;
12	PA7	I/O	GPIO	TMR1: Timer1 Clock In; SPI1_CLKA: SPI1 Clock(A); IIC_SCL_C: IIC SCL(C); ADC3: ADC Channel 3; UART1_TXC: Uart1 Data Out(C); PWMCH1H;

				CAP0: Timer0 Capture;
13	PA6	I/O	GPIO	SPI1_DIA: SPI1 Data In(A);
			GITO	UART0_RXA: Uart0 Data In(A);
				TMR1CK;
				SPI2_DOB: SPI2 Data Out(B);
14	USB0DM	I/O	GPIO	IIC_SDA_A: IIC SDA(A);
14	OSBODIVI	1/0	(pull down)	ADC11: ADC Channel 11;
				UART1_RXD: Uart1 Data In(D);
				SPI2_CLKB: SPI2 Clock(B);
15	HEDODD	I/O	GPIO	IIC_SCL_A: IIC SCL(A);
13	USB0DP	1/0	(pull down)	ADC10: ADC Channel 10;
			/	UART1_TXD: Uart1 Data Out(D);
				TMR0: Timer0 Clock In;
				SPI2_DIB: SPI2 Data In(B);
16	PA5	I/O	GPIO	ADC2: ADC Channel 2;
				UART0_TXA: Uart0 Data Out(A);
				TMR0CK;
				PWM1: Timer1 PWM Output;
17	PA4	I/O	GPIO	IIC_SDA_D: IIC SDA(D);
				UART2_RXA: Uart2 Data In(A);
				CAP2: Timer2 Capture;
				IIC_SCL_D: IIC SCL(D);
18	PA3	I/O	GPIO	ADC1: ADC Channel 1;
				UART2_TXA: Uart2 Data Out(A);
				PWMCH0L;
A				CAP3: Timer3 Capture;
1			7.	Q-decoder0 1;
19	PA2	I/O	GPIO	UARTO RXC: Uarto Data In(C);
				UART1 RTS;
			71	PWM0: Timer0 PWM Output;
1				Q-decoder0 0;
20	PA1	I/O	GPIO	ADC0: ADC Channel 0;
				UART0_TXC: Uart0 Data Out(C);
				UART1_CTS;
	>			CLKOUT1;
			GPIO	UART2 TXB: Uart2 Data Out(B);
21	PA0	I/O	(High Voltage)	UART2 RXB: Uart2 Data In(B);
Y				PWMCH0H;
22	PB9	I/O	GPIO	32K_OSCI;
23	PB8	I/O	GPIO	32K OSCO;
	120		GPIO	SPI2 DOA: SPI2 Data Out(A);
24	PB7	I/O	(High Voltage)	UART2 RXC: Uart2 Data In(C);
			(ingli voltage)	OTICIZ_ICAC. Cartz Data III(C),

Confidential

		ı	1	
				SPI2_CLKA: SPI2 Clock(A);
25	PB6	I/O	GPIO	ADC12: ADC Channel 12;
23	1 100	1/0	Ol IO	UART2_TXC: Uart2 Data Out(C);
				TMR3CK;
			CDIO	SPI2_DIA: SPI2 Data In(A);
26	PB5	I/O	GPIO	UART1_RXA: Uart1 Data In(A);
			(High Voltage)	PWMCH3L;
				TMR2: Timer2 Clock In;
				Q-decoder2_0;
27	DD 4	T/O	CDIO	SPI1_DIB: SPI1 Data In(B);
27	PB4	I/O	GPIO	ADC9: ADC Channel 9;
				UAR1_TXA: Uart1 Data Out(A);
				РWMCH3H;
				SPI1_DOB: SPI1 Data Out(B);
20	Habibi	1/0	GPIO	IIC_SDA_B: IIC SDA(B);
28	USB1DM	I/O	(pull down)	ADC6: ADC Channel 6;
				UART2_RXD: Uart2 Data In(D);
				SPI1_CLKB: SPI1 Clock(B);
20	LIGDIDD.	1/0	GPIO	IIC_SCL_B: IIC SCL(B);
29	USB1DP	I/O	(pull down)	ADC5: ADC Channel 5;
				UART2_TXD: Uart2 Data Out(D);
			CPIC	UARTO_RXB: Uart0 Data In(B);
30	PB3	I/O	GPIO	PWMCH2L;
			(High Voltage)	Q-decoder1_1;
				MCLR;
21	DES	T/O	GPIO	UART0_TXB: Uart0 Data Out(B);
31	PB2	I/O	(pull up)	РWMCH2H;
				Q-decoder1_0;
			7.1	PWM2: Timer2 PWM Output;
22	DD.1	1/0	GPIO	ADC7: ADC Channel 7;
32	PB1	I/O	(pull up)	UART1_RXB: Uart1 Data In(B);
				LVD;
	PAD	P	GND	-
	*	I		

3. Electrical Characteristics

3.1 Absolute Maximum Ratings

Table 3-1

Symbol	Parameter	Min	Max	Unit
Topt	Operating temperature	-40	+85	°C
Tstg	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	-0.3	4.5	V
LDOIN	Charge Input Voltage	-0.3	6	V
VDDIO	3.3V IO Input Voltage	-0.3	3.6	V

Note: The chip can be damaged by any stress in excess of the absolute maximum ratings listed below

3.2 Recommended Operating Conditions

Table 3-2

Ī	Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
ſ	VBAT	Voltage Input	1.8	3.7	4.5	V	_
Ī	LDOIN	Voltage Input	4.5	5.0	5.5	V	_
Ī	VDDIO	Voltage output	1.8	3.0	3.4	V	VBAT= 4.2V, 60mA loading
ſ	BTAVDD	Voltage output	1	1.3	1.4	V	DC-DC mode: 40mA loading
	I _{VDDIO}	Loading current	-		60	mA	VBAT = 4.2V

3.3 Battery Charge

Table 3-3

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
LDOIN	Charge Input Voltage	4.5	5	5.5	V	_
V_{Charge}	Charge Voltage	4.15	4.2	4.25	V	_
$I_{ m Charge}$	Charge Current	20		200	mA	Charge current at fast charge mode
I_{Trikl}	Trickle Charge Current	20	45	70	mA	$V_{\mathrm{BAT}}\!<\!V_{\mathrm{Trikl}}$

3.4 IO Input/Output Electrical Logical Characteristics

Table 3-4

IO input ch	IO input characteristics									
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions				
$V_{\rm IL}$	Low-Level Input Voltage	-0.3	-	0.3* VDDIO	V	VDDIO = 3.3V				
$ m V_{IH}$	High-Leve <mark>l Input</mark> Volta <mark>ge</mark>	0.7* VDDIO	-	VDDIO+0.3	V	VDDIO = 3.3V				
IO output o	characteristi <mark>cs</mark>									
$V_{ m OL}$	Low-Level Output Voltage	_	_	0.33	V	VDDIO = 3.3V				
Voh	High-Level Output Voltage	2.7	_	7-/	V	VDDIO = 3.3V				

3.5 Internal Resistor Characteristics

Table 3-5

Port	Drive Strength	Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment
PA1-PA9, PB1-PB2, PB4,PB6, PB8,PB9	drive_select[11] 24mA drive_select[10] 24mA (with 1200hm res) drive_select[01] 8mA drive_select[00] 8mA (with 1200hm res)	10K	10K	1. PA9&PB2 default pull up 2. USB0DM&USB0DP default pull down 3. USB1DM&USB1DP default pull down
PA0,PB0, PB3,PB5, PB7,P00,PP0	8mA	10K	10K	4. Internal pull-up/pull-down resistance accuracy ±20% 5.PA0,PB0,PB3,PB5,PB7,P00
USB0DP USB1DP	4mA	1.5K	15K	,PP0 can pull-up resistance to 5V
USB0DM USB1DM	4mA	180K	15K	1

3.6 BT Characteristics

3.6.1 Transmitter

Basic Data Rate

Table 3-6

Busic Butu Rute			Tubic 5	<u> </u>		
Paramete	r /	Min	Тур	Max	Unit	Test Conditions
RF Transmit P	ower		4	6	dBm	
RF Power Contro	ol Range		20		dB	25°C,
20dB Bandw	idth		950	19-9	KHz	Power Supply
	+2MHz		-40		dBm	
Adjacent Channel	-2MHz		-38	7//	dBm	VBAT=5V
Transmit Power	+3MHz	1	-44	7.7	dBm	2441MHz
	-3MHz		-35		dBm	

Enhanced Data Rate

Table 3-7

Paramete	Parameter			Max	Unit	Test Conditions
Relative Po	wer		-1		dB	
π/4 DQPSK	DEVM RMS		7		%	
Ì	DEVM 99%		12		%	25°C,
Modulation Accuracy	DEVM Peak		17	7	%	Power Supply
	+2MHz		-40		dBm	VBAT=5V
Adjacent Channel	-2MHz		-38		dBm	2441MHz
Transmit Power	+3MHz		-44		dBm	
	-3MHz	7/	-35		dBm	

3.6.2 Receiver

Basic Data Rate

Table 3-8

Paramete	er	Min	Тур	Max	Unit	Test Conditions
Sensitivit	y		-92		dBm	
Co-channel Interferer	nce Rejection		-9		dB	
	+1MHz		+5		dB	25℃,
	-1MHz		+2		dB	Power Supply
Adjacent Channel	+2MHz		+37		dB	VBAT=5V
Interference Rejection	-2MHz		+36		dB	2441MHz
	+3MHz		+40		dB	
	-3MHz		+35		dB	

Enhanced Data Rate

Table 3-9

Paramete	Parameter			Max	Unit	Test Conditions
Sensitivit	y		-92		dBm	
Co-channel Interferer	nce Rejection		-9		dB	
	+1MHz		+5		dB	25°C,
	-1MHz		+2		dB	Power Supply
Adjacent Channel	+2MHz		+37		dB	VBAT=5V
Interference Rejection	-2MHz		+36		dB	2441MHz
	+3MHz		+40		dB	
	-3MHz		+35		dB	

4. Package Information

4.1 QFN32(4mm*4mm)





Figure 4-1 AC6321A_QFN32 Package

5. Package Type Specification



- ①Represents different packages
- ②Represents different memory sizes
 - 2: 2Mbit Flash
 - 4: 4Mbit Flash

6. Revision History

Date	Revision	Description
2021.01.22	V1.0	Initial Release