California State University, Chico

Department of Electrical and Computer Engineering




EECE 343 Advanced Logic Design

ALU to 7 Segments


by

Moses P. Mccabe & Anthony Arevalo


Alu to 7Seg




Alu



Binary To 7Seq



34



Date: April 16, 2019 BCD_To_7Seg.v Project: BCD_To_7Seg

```
// BCD to 7 segment Decoder
    module BCD_To_7Seg(ready,numb, disp);
 3
    input ready;
 4
    input [3:0] numb;
     output reg[6:0] disp;
 8
9
     always @(ready, numb) begin
10
    if (numb == 4'b0000)
       disp = 7'b0000001;
11
12
     else if(numb == 4'b0001) // 1
       disp = 7'b1001111;
13
14
     else if(numb == 4'b0010) // 2
       disp = 7'b0010010;
15
16
     else if(numb == 4'b0011) // 3
       disp = 7'b0000110;
17
18
     else if(numb == 4'b0100) // 4
19
       disp = 7'b1001100;
20
     else if(numb == 4'b0101) // 5
       disp = 7'b0100100;
21
22
     else if(numb == 4'b0110) // 6
       disp = 7'b0100000;
23
24
     else if(numb == 4'b0111) // 7
       disp = 7'b0001111;
25
26
     else if(numb == 4'b1000) // 8
       disp = 7'b0000000;
27
28
     else if(numb == 4'b1001) // 9
       disp = 7'b0000100;
29
30
                             // everythg else
31
       disp = 7'b0110000;
32
     end
33
     endmodule
```

```
1 module BCD_To_7Seg_test();
    reg[3:0] A_in, B_in;
 2
 3 reg[2:0] ALU_OP_in;
 4 reg clk_in, reset_in;
 6
    wire [6:0] displ_out;
   wire [6:0] disp2_out;
 7
 8 wire N_out, V_out, C_out, Z_out;
 9
     //module ALU_To_7Segment(A,B,ALU_OP,clk,reset,displ,disp2,N,V,C,Z);
10
11 ALU_To_7Segment test(A_in,B_in,ALU_OP_in,clk_in,reset_in,displ_out,disp2_out,N_out,V_out
     , C_out, Z_out);
12
13
    initial begin
   clk_in = 0;
14
15
    reset in = 0;
16 ALU_OP_in = 3'b010; A_in = 4'b1000; B_in = 4'b0010;
    #10
17
   ALU_OP_in = 3'b001; A_in = 4'b1110; B_in = 4'b0001;
18
19
    #10:
    ALU_OP_in = 3'b011; A_in = 4'b1110; B_in = 4'b0011;
20
21
     #10
     ALU_OP_in = 3'b100; A_in = 4'b0001; B_in = 4'b00010;
22
23
24
    ALU_OP_in = 3'b011; A_in = 4'b0001; B_in = 4'b0010;
25
26
     ALU OP in = 3'b111; A in = 4'b0001; B in = 4'b0010;
27
28
    always #5 clk_in = ~clk_in;
29
    always #10 reset_in = ~reset_in;
30
    endmodule
31
```

Date: April 16, 2019 Binary_To_BCD.v Project: BCD_To_7Seg

```
module Binary_To_BCD(numb, clk, rst, result, ready);
    input [3:0] numb;
    input clk, rst;
 3
    output reg [7:0] result;
    output reg ready;
 5
    // temp wire
    reg [3:0] ones, tens;
    reg[7:0] tempy
10 integer i;
11
12 always @ (rst, numb) begin
    ones = 4'b00000;
1.3
14 tens - 4'b0000;
1.5
16 if (rst - 1) begin
     ready = 1'b0;
17
18 end
19
    else begin
    for (i = 0; i < 4; i = i+1) begin
20
21
         if (ones >= 4'b0101)
            ones - ones + 4'b0011;
22
23
         if(ones[3] -- 1'b1 & ! (tens >- 4'b0101)) begin
24
           tens - tens << 1;
25
            tens[0] = ones[3];
26
         end
27
         if(tens >= 4'b0101) begin
28
           tens - tens + 4'b0011;
29
         end
30
          ones - ones << 1;
31
         ones[0] = numb[3-i];
32
      end
33
      ready = 1'b1;
34
       temp = {tens,ones};
35 end
36
    end
37
    always @(posedge clk) begin
38
39
      if(ready - 1)
40
         result <= temp;
41
       else
42
          result <= 8'b000000000;
43
44
4.5
    endmodule
46
```

Date: April 16, 2019 ALU To 7Segment.v Project: BCD To 7Seg

```
module ALU_To_7Segment(A, B, ALU_OP, c1k, reset, disp1, disp2, N, V, C, Z);
    input[3:0] A,B;
 2
    input[2:0] ALU OP;
 3
 4
    input clk, reset;
 5
    output [6:0] displ,disp2;
 6
    output N,V,C,Z;
 7
 8
 9
     wire ready;
    wire [3:0]bin4;
10
11
    wire [7:0]bin8;
12
13
14
15
16
     //module ALU(A, B, contl, C, V, N, Z, Result);
17
     ALU Al (A,B, ALU OP, C, V,N, Z,bin4);
18
19
    //module Binary To BCD2 (numb, clk, rst, result, ready);
20
    Binary To BCD B1 (bin4,c1k,reset,bin8, ready);
21
     //module BCD_To_7Seg(ready,numb, disp);
22
23
     BCD To 7Seg BCD1 (ready, bin8[3:0], displ);
     BCD To 7Seg BCD2 (ready, bin8[7:4],disp2);
24
25
26
     endmodule
27
```

\$ 1▼	Msgs														
→ /BCD_To_7Seg_tes	0001	1000		1110			0001								
→ /BCD_To_7Seg_tes	0010	0010		0001		0011	0010								
→ /BCD_To_7Seg_tes	111	010		001		011	100	011		111					
/BCD_To_7Seg_tes	0														
→ /BCD_To_7Seg_tes	0														
→ /BCD_To_7Seg_tes	0000001	0110000	1001111		0000001				1001111		0000001				
→ /BCD_To_7Seg_tes	0000001	0110000	0000001												

± → /BCD_To_7Seg_tes 1	8	14		(1								
→ /BCD_To_7Seg_tes 2	2	1	3	2								
→ /BCD_To_7Seg_tes 7	2	1	3	4	3		7					
→ /BCD_To_7Seg_tes 0												
→ /BCD_To_7Seg_tes 0												
→ /BCD_To_7Seg_tes 1	48 79	1				79		1				
→ /BCD_To_7Seg_tes 1	48 1											