



# **CSE 585: Parallel Pipelining with Controllable Memory and WLB-LLM 4D Parallelism**

Hannah Shu, Patrick Halim, Nathan Yap

# Training is Expensive!

- Throughput
- Memory

**Compute.** Llama 3 405B is trained on up to 16K H100 GPUs, each running at 700W TDP w using Meta's Grand Teton AI server platform ([Matt Bowman, 2022](#)). Each server is equipped and two CPUs. Within a server, the eight GPUs are connected via NVLink. Training jc using MAST ([Choudhury et al., 2024](#)), Meta's global-scale training scheduler.

**Grok 3 Burns Through 100,000 GPUs for Minimal Gains as AI Hype Hits a Scaling Wall**

February 18, 2025 By CTOL Editors - Ken 4 min read

Internet

AI

# 1. Pipeline Parallelism with Controllable Memory


Penghui Qi, *Sea AI Lab, National University of Singapore*; Xinyi Wan, *Sea AI Lab*; Nyamdavaa Amar, *National University of Singapore*; Min Lin, *Sea AI Lab*

# 2. WLB-LLM: Workload-Balanced 4D Parallelism for Large Language Model Training

Zheng Wang, *UCSD, Meta*; Anna Cai and Xinfeng Xie, *Meta*; Zaifeng Pan and Yue Guan, *UCSD*; Weiwei Chu, Jie Wang, Shikai Li, Jianyu Huang, Chris Cai, and Yuchen Hao, *Meta*; Yufei Ding, *UCSD, Meta*




# Pipeline Design Framework



- Building block
- Repeating
- Squeezing
- Reordering

[Pipeline Parallelism with Controllable Memory](#)

# Existing Pipelines: GPipe




- 6 microbatches
- forward, backward
- bubble, memory

[GPipe: Easy Scaling with Micro-Batch Pipeline Parallelism](#),  
[Pipeline Parallelism with Controllable Memory](#)

# Calculating Peak Memory


**Peak memory** is a function of lifespan (l), interval (T), and microbatch memory usage (m)



$$\text{peak memory} \leq \left\lceil \frac{l}{T} \right\rceil m$$

[Pipeline Parallelism with Controllable Memory](#)

# Existing Pipelines: GPipe




$$\text{peak memory} \leq \lceil \frac{l}{T} \rceil m$$

[Pipeline Parallelism with Controllable Memory](#)



# Existing Pipelines: 1F1B





- lifespan (l)
- interval (T)

$$\text{peak memory} \leq \lceil \frac{l}{T} \rceil m$$

- decrease **peak memory** by starting **backwards pass** sooner
- same bubble size / throughput as GPipe

[Pipeline Parallelism with Controllable Memory](#)

# Existing Pipelines: Interleaved 1F1B




$$\text{peak memory of device } i \leq \sum_{s \in S_i} \left\lceil \frac{l^s}{T} \right\rceil m^s$$

- split stages further within each device
- reduces the **bubble size**

more information: [Efficient Large-Scale Language Model Training on GPU Clusters Using Megatron-LM](#) sec 2.2.2


[Pipeline Parallelism with Controllable Memory](#)

# Existing Pipelines: ZB-H2




- separate calculation for **B** and **W**
- **B** = backward for activations
- **W** = backward for weights

[Zero Bubble \(Almost\) Pipeline Parallelism](#),  
[Pipeline Parallelism with Controllable Memory](#)



# Problem: Imbalance peak memory between stages




Stages have a longer cumulative lifespan in the top device. Causing a memory bottleneck

$$\text{peak memory of device } i \leq \sum_{s \in S_i} \left\lceil \frac{l^s}{T} \right\rceil m^s$$


[Pipeline Parallelism with Controllable Memory](#)

# Memory Efficient V-shaped Building Blocks

Arranging interleaved stages in **parallel** causes the top Device to have higher peak memory.




A **V-Shaped** arrangement distributes peak-memory usage more equitably between devices by splitting each stage into 2 parts



[Pipeline Parallelism with Controllable Memory](#)


# Controllable Balanced Memory



The offset between blocks can balance peak memory and throughput

[Pipeline Parallelism with Controllable Memory](#)


# Controllable Balanced Memory



Match the offset between the corresponding F/B passes

[Pipeline Parallelism with Controllable Memory](#)

# Controllable Balanced Memory




**V-min** building block

[Pipeline Parallelism with Controllable Memory](#)





# Controllable Balanced Memory



The **V-half** building block doubles the first offset


[Pipeline Parallelism with Controllable Memory](#)

By varying offset, three different V-shaped building blocks were created.




UNIVERSITY OF MICHIGAN

# Controllable Balanced Memory



# Controllable Balanced Memory



(c) V-Min

Tradeoff lower peak memory  
for more bubbles

$$\delta^0 = 1$$


$$\delta^1 = 1$$



(b) V-Min

[Pipeline Parallelism with Controllable Memory](#)

# Controllable Balanced Memory




(b) V-Half

Slightly higher peak memory  
for fewer bubbles

$$\delta^0 = 2$$


$$\delta^1 = 1$$



[Pipeline Parallelism with Controllable Memory](#)

(c) V-Half

# Controllable Balanced Memory



(d) V-ZB

High throughput (Zero Bubbles) with comparable peak memory to 1F1B

$$\delta^0 = 4$$

$$\delta^1 = 2$$



[Pipeline Parallelism with Controllable Memory](#)

(d) V-ZB

# Controllable Balanced Memory

$$\text{peak memory of device } i \leq \frac{2d(\delta^0 + \delta^1) + O(1)}{6}m \approx \frac{\delta^0 + \delta^1}{6}M$$

| Building Block | $\delta^0$ | $\delta^1$ | Peak Memory   | Bubbles      |
|----------------|------------|------------|---------------|--------------|
| 1F1B           | 2          | 4          | $M$           | $\approx 6d$ |
| <i>V-Min</i>   | 1          | 1          | $\approx M/3$ | $\approx 4d$ |
| <i>V-Half</i>  | 2          | 1          | $\approx M/2$ | $\approx 3d$ |
| <i>V-ZB</i>    | 4          | 2          | $M$           | 0            |

[Pipeline Parallelism with Controllable Memory](#)

# Experimental Configuration

Ran experiments on 40 NVIDIA A100 SXM 80G GPUs based on the Megatron-LM project.

| Model | Layers | Attention Heads | Hidden Size | GPUs |
|-------|--------|-----------------|-------------|------|
| 9.6B  | 30     | 40              | 5120        | 16   |
| 21B   | 46     | 48              | 6144        | 24   |
| 38.5B | 62     | 64              | 7168        | 32   |
| 98.5B | 78     | 80              | 10240       | 40   |

[Pipeline Parallelism with Controllable Memory](#)






# Experimental Results

V-shaped schedules had higher efficiency and Lower Activation Memory


They also show the best tradeoff between efficiency and memory

[Pipeline Parallelism with Controllable Memory](#)



# Experimental Results

Lower peak memory under similar memory constraints allows for **increased microbatch size** and higher arithmetic intensity



[Pipeline Parallelism with Controllable Memory](#)

# Discussion

## Strengths

- increased **throughput** and decreased **activation memory** for v-half
- created a **framework** for pipeline design that allows for controllable memory optimization

## Weaknesses

- v-min has a repeating bubble that scales with the number of microbatches, limitation of current framework

## Future Work

- remove v-min bubbles with different types of offsets

# 1. Pipeline Parallelism with Controllable Memory


Penghui Qi, Xinyi Wan, Nyamdavaa Amar, Min Lin

## 2. WLB-LLM: Workload-Balanced 4D Parallelism for Large Language Model Training


Zheng Wang, Anna Cai, Xinfeng Xie, Zaifeng Pan, Yue Guan, Weiwei Chu, Jie Wang, Shikai Li, Jianyu Huang, Chris Cai, Yuchen Hao, Yufei Ding

# Refresher: Attention Masks

- Language models are **autoregressive** (only attend to preceding token outputs)
- Future positions are **masked** out (e.x. set to  $-\infty$ ) to achieve this




# 4D Parallelism





- DP - Data parallelism
- PP - Pipeline parallelism
- CP - Context parallelism
- TP - Tensor parallelism

# Data Parallelism



# Pipeline Parallelism







# Context Parallelism

## Context Parallelism:


- Shard the long-context input along sequence length dimension.



# Context Parallelism




# Tensor Parallelism





# WLB-LLM: Workload-Balanced 4D Parallelism for Large Language Model Training

# GPU Underutilization




# Causes of Imbalance

| <i>Parallelism Dimension</i> | <i>Imbalance? Why?</i>                                                                            |
|------------------------------|---------------------------------------------------------------------------------------------------|
| Data Parallelism             |  Input Packing  |
| Pipeline Parallelism         |                                                                                                   |
| Context Parallelism          |  Input Sharding |
| Tensor Parallelism           |  No Imbalance   |

# Reason of Imbalance: (1) Input Packing

## Normalized Attention Computation Latency

(8K GPU: DP-4, PP-16, CP-16, TP-8)




### Observation:

- Imbalance across DP/PP workers.


input packing

# Reason of Imbalance: (1) Input Packing








# Reason of Imbalance: (1) Input Packing



# Naive Solution: Fixed-Length Packing




# Fixed-Length Packing



# Solution: Var-Len Packing + Outlier Delay

- Fixed context length → variable length
- Balance attention workload → balance total workload




# Solution: Var-Len Packing + Outlier Delay



# Solution: Var-Len Packing + Outlier Delay


- Reorder all documents → selectively delay long documents



## Long documents:

- Large impact on imbalance
- Only contributes a small ratio of training tokens

# Solution: Var-Len Packing + Outlier Delay




## Long documents:

- Large impact on imbalance
- Only contributes a small ratio of training tokens


Adaptively delay the execution of outlier documents to balance their distribution across microbatches

# Solution: Var-Len Packing + Outlier Delay







# Reason of Imbalance: (2) Input Sharding



# Reason of Imbalance: (2) Input Sharding




# Solution: Per-Doc + Adaptive Sharding




# Solution: Per-Doc + Adaptive Sharding


## Kernel Efficiency vs. Sharding Balance:



**Fine-grained sharding may leads to small document shards**



# Solution: Per-Doc + Adaptive Sharding



Adaptively choose the CP sharding strategy with lower latency

# Evaluation


- **Model and 4D Parallelism Configs:**

| Model Size  | Context Window | #GPU | 4D Parallelism Configs (TP, CP, PP, DP) |
|-------------|----------------|------|-----------------------------------------|
| <i>550M</i> | <i>64K</i>     | 32   | (2, 2, 4, 2)                            |
|             | <i>128K</i>    | 32   | (2, 4, 4, 1)                            |
| <i>7B</i>   | <i>64K</i>     | 32   | (4, 2, 4, 1)                            |
|             | <i>128K</i>    | 64   | (8, 2, 4, 1)                            |
| <i>30B</i>  | <i>64K</i>     | 64   | (8, 2, 4, 1)                            |
|             | <i>128K</i>    | 128  | (8, 4, 4, 1)                            |
| <i>70B</i>  | <i>64K</i>     | 256  | (16, 4, 4, 1)                           |
|             | <i>128K</i>    | 256  | (16, 4, 4, 1)                           |

- **Baselines:**


- **Plain-4D:** 4D parallelism implementation for Llama3 training
- **Fixed-4D:** Plain-4D + Fixed-length Packing

# Evaluation: End-to-end performance



# Evaluation: Optimization Analysis

- Larger Context Window → Better Performance:



- Near Optimal + Low Overhead:

| Packing Method   |                 | Imbalance Degree | Packing Overhead (ms) |
|------------------|-----------------|------------------|-----------------------|
| Method           | Config          |                  |                       |
| Original Packing | /               | 1.44             | 0                     |
| Fixed-Len Greedy | #global batch=1 | 1.41             | 4                     |
|                  | #global batch=2 | 1.22             | 5                     |
|                  | #global batch=4 | 1.11             | 5                     |
|                  | #global batch=8 | 1.08             | 5                     |
| Fixed-Len Solver | #global batch=1 | 1.40             | 467                   |
|                  | #global batch=2 | 1.18             | 1488                  |
|                  | #global batch=4 | 1.09             | 25313                 |
| WLB-LLM          | #queue=1        | 1.24             | 8                     |
|                  | #queue=2        | 1.05             | 20                    |
|                  | #queue=3        | 1.05             | 23                    |



# Summary of Optimizations

| <i>Parallelism Dimension</i> | <i>Imbalance? Why?</i>                                                                           | <i>Optimization</i>                   |
|------------------------------|--------------------------------------------------------------------------------------------------|---------------------------------------|
| Data Parallelism             |  Input Packing  | Var-Len Packing<br>+<br>Outlier Delay |
| Pipeline Parallelism         |                                                                                                  |                                       |
| Context Parallelism          |  Input Sharding | Per-Doc and<br>Adaptive Sharding      |
| Tensor Parallelism           |  No Imbalance   | /                                     |

# Discussion

## Strengths

- First solution addressing **workload imbalances** in 4D parallelism
- Strong **empirical evidence** that balancing strategy leads to **meaningful speed-ups**


## Weaknesses

- Experimental results tied to **Meta's internal training pipeline**
- Impact on convergence studied lightly

## Future Work

- Generalize results across frameworks
- More robust convergence impact testing

# End



(c) V-Half

