Universal Asynchronous Receiver and Transmiter (UART)


COSC-594/690 Stephen Marz



1

Hardware

- · UART has two wires.
 - · A's Receiver to B's Transmitter
 - · A's Transmitter to B's Receiver



6-Jan-19 COSC 594/690 TENNES

2

Clocking

- · UART is asynchronous
 - Both machine A and B keep a separate clock
 - The clock isn't shared between the two
- The BAUD rate is important
 - As long as the clocks don't drift, the periodicity of the clock should be equivalent between two machines.

COSC BAHMA

TENNESSEE 7


3

UART Protocol Both machines must agree on a few things BAUD (signaling) rate Essentially a ratio to the clock frequency # of Start bits # of Stop bits Parity: even, odd, or none We use 115200n8 (BaudParityDatabits) 115200 baud rate No parity (n) Bits data Implied: 1 start and 1 stop bit.

1

Start bit A line change from high to low signals that a packet is coming. Data bits 8 more bits representing the data in this one packet. Parity bit Skipped with "no" parity Stop bits Line is moved from low to high

5



UART Microcontroller

- SiFive and ns16550a
- These will handle transmitting and receiving packets.
 - They both store the data in hardware buffers.
- Fire-and-forget
 - Tell the microcontroller to read or write
 - · it essentially does the rest.

6-Jan-19 CUSC 594/690

7

	UART F	Register Offsets
Offset	Name	Description
0x000	txdata	Transmit data register
0x004	rxdata	Receive data register
0x008	txctrl	Transmit control registe
0x00C	rxctrl	Receive control register
0x010	ie	UART interrupt enable
0x014	ip	UART Interrupt pending
0x018	div	Baud rate divisor

R

				inç	g SiFive	
٦	Transn	nit Register				
Γ			Tran	smit D	Data Register (txdata)	
İ	Regi	ster Offset	0x000			
Ī	Bits	Field Name	Attr.	Rst.	Description	
	[7:0]	data	RW	X	Transmit data	
	[30:8]	Reserved	RW	X		
	31	full	RW	X	Transmit FIFO full	
-			Tabl	e 19.2:	Transmit Data Register	
						TENNESSEE

9

	Programming SiFive Receive Register										
			Rece	eive Da	ata Register (rxdata)						
	Regi	ster Offset	0x004		, , , , , , , , , , , , , , , , , , ,						
	Bits Field Name		Attr.	Rst.	Description						
	[7:0]	data	RO	Χ	Received data						
	[30:8]	Reserved	RW	Χ							
	31	empty	RO	Χ	Receive FIFO empty						
l '	Table 19.3: Receive Data Register										
10	6-Jan-19				COSC 594/690	TENNESSEE T					

10

_	Jrami _{egisters}	mı	nς	g SiFive	
trol D	enisters		-		
א וטווו					
				ntrol Register (txctr1)	
Register Offset		0x008			
Bits	Field Name	Attr.	Rst.	Description	
0	txen	RW	0x0	Transmit enable	
1	nstop	RW	0x0	Number of stop bits	
[15:2]	Reserved	RW	X		
[18:16]	txcnt	RW	0x0	Transmit watermark level	
[31:19]	Reserved	RW	X		
		Table			
				·	
		Receiv	/e Con	ntrol Register (rxctrl)	_
Regi	ister Offset	Receiv			
Regi	ister Offset Field Name	0x000		ntrol Register (rxctr1)	
Bits 0		0x000 Attr.	Rst.	ntrol Register (rxctr1)	
Bits 0 [15:1]	rxen Reserved	Attr. RW RW	Rst. 0x0	ntrol Register (rxctr1) Description Receive enable	
Bits 0	rxen Reserved	0x000 Attr.	Rst.	ntrol Register (rxctr1)	
Bits 0 [15:1]	rxen Reserved rxcnt	Attr. RW RW	Rst. 0x0	ntrol Register (rxctr1) Description Receive enable	
Bits 0 [15:1] [18:16]	rxen Reserved rxcnt	Attr. RW RW RW RW	Rst. 0x0 X 0x0 X	ntrol Register (rxctr1) Description Receive enable	
Bits 0 [15:1] [18:16]	rxen Reserved rxcnt	Attr. RW RW RW RW	Rst. 0x0 X 0x0 X	ntrol Register (rxctr1) Description Receive enable Receive watermark level	
Bits 0 [15:1] [18:16]	rxen Reserved rxcnt	Attr. RW RW RW RW	Rst. 0x0 X 0x0 X	ntrol Register (rxctr1) Description Receive enable Receive watermark level	TENNES

11

	Programming SiFive Rate Register									
	$f_{DBMd} = \frac{f_{in}}{div + 1}$									
			Bau	d Rate Div	visor Register (div)					
	Regis	ster Offset	0x018		(==-)					
	Bits Field Name		Attr.	Rst.	Description					
	[15:0]	div	RW	0xFFFF	Baud rate divisor					
	[31:16]	Reserved	RW	X						
			Table	• 19.8: Bau	d Rate Divisor Register					
12					COSC 594/690	TENNESSEE T				

12

Programming SiFive

- · Set the divisor using BAUD formula.
- Timer frequencies
 - HiFive1: 17,422,745

 $f_{\text{baud}} = \frac{f_{\text{in}}}{\text{div} +}$

- E31: 32,500,000Qemu: 65,000,000
 - Qemu will really take any frequency and still work, but this makes it a bit more stable.
- Write to div register

13 6 1- 10

COSC 594/690

TENNESSEE T

13

Divisor Example $f_{baud} = 115,200$ $f_{in} = 65,000,000$ $f_{baud} = \frac{f_{in}}{div + 1}$ $115,200 = \frac{65,000,000}{div + 1}$ $115,200 = \frac{65,000,000}{div + 1}$ $115,200 = \frac{65,000,000}{115,200}$ The divisor is 563, which is the value that needs to go into the div register. The microcontroller will divide the clock by 563 periods to match a signaling rate of 115,200 baud.

14



15