Microcontroller Engineering TMIK13 Lecture 7

REPETITION, TIMERS, DATASHEETS DISPLAY ETC
ANDREAS AXELSSON (ANDREAS.AXELSSON@JU.SE)

Memory Map – Peripherals

Reference Manual for STM32F401 page 38-39

Table 1. STM32F401xB/C and STM32F401xD/E register boundary addresses

Boundary address	Peripheral	Bus	Register map						
0x5000 0000 - 0x5003 FFFF	USB OTG FS	AHB2	Section 22.16.6: OTG_FS register map on page 755						
0x4002 6400 - 0x4002 67FF	DMA2		Section 0.5.11: DMA register man on page 109						
0x4002 6000 - 0x4002 63FF	DMA1		Section 9.5.11: DMA register map on page 198						
0x4002 3C00 - 0x4002 3FFF	Flash interface register		Section 3.8: Flash interface registers on page 60						
0x4002 3800 - 0x4002 3BFF	RCC		Section 6.3.22: RCC register map on page 137						
0x4002 3000 - 0x4002 33FF	CRC]	Section 4.4.4: CRC register map on page 70						
0x4002 1C00 - 0x4002 1FFF	GPIOH	AHB1							
0x4002 1000 - 0x4002 13FF	GPIOE	1							
0x4002 0C00 - 0x4002 0FFF	GPIOD		Section 9.4.11: GPIO register man on page 164						
0x4002 0800 - 0x4002 0BFF	GPIOC		Section 8.4.11: GPIO register map on page 164						
0x4002 0400 - 0x4002 07FF	GPIOB]							
0x4002 0000 - 0x4002 03FF	GPIOA								

Defines for Peripherals

```
#define SPI1
                             ((SPI TypeDef *) SPI1 BASE)
#define SPI4
                             ((SPI TypeDef *) SPI4 BASE)
                             ((SYSCFG TypeDef *) SYSCFG BASE)
#define SYSCFG
#define EXTI
                             ((EXTI_TypeDef *) EXTI_BASE)
#define TIM9
                             ((TIM TypeDef *) TIM9 BASE)
                             ((TIM TypeDef *) TIM10 BASE)
#define TIM10
#define TIM11
                             ((TIM TypeDef *) TIM11 BASE)
#define GPIOA
                             ((GPIO TypeDef *) GPIOA BASE)
#define GPIOB
                             ((GPIO TypeDef *) GPIOB BASE)
#define GPIOC
                             ((GPIO TypeDef *) GPIOC BASE)
                             ((GPIO TypeDef *) GPIOD BASE)
#define GPIOD
#define GPIOE
                             ((GPIO TypeDef *) GPIOE BASE)
                             ((GPIO TypeDef *) GPIOH BASE)
#define GPIOH
#define CRC
                             ((CRC TypeDef *) CRC BASE)
#define RCC
                             ((RCC TypeDef *) RCC BASE)
                             ((FLASH TypeDef *) FLASH R BASE)
#define FLASH
                             ((DMA TypeDef *) DMA1 BASE)
#define DMA1
```

GPIO_TypeDef - stm32f401xe.h

```
typedef struct
   IO uint32 t MODER;
                         /*!< GPIO port mode register,
                                                                      Address offset: 0x00
                                                                                                * /
   IO uint32 t OTYPER;
                        /*!< GPIO port output type register,
                                                                      Address offset: 0x04
   IO uint32 t OSPEEDR;
                        /*!< GPIO port output speed register,
                                                                     Address offset: 0x08
                         /*!< GPIO port pull-up/pull-down register,
   IO uint32 t PUPDR;
                                                                     Address offset: 0x0C
   IO uint32 t IDR;
                         /*!< GPIO port input data register,
                                                                     Address offset: 0x10
                                                                     Address offset: 0x14
   IO uint32 t ODR;
                         /*!< GPIO port output data register,
   IO uint32 t BSRR;
                        /*!< GPIO port bit set/reset register,</pre>
                                                                     Address offset: 0x18
  IO uint32 t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C
  IO uint32 t AFR[2];
                        /*!< GPIO alternate function registers,
                                                                      Address offset: 0x20-0x24 */
} GPIO TypeDef;
```

GPIO Register map page 164 in Reference Manual

HAL GPIO – Write Pin

```
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
    /* Check the parameters */
    assert_param(IS_GPIO_PIN(GPIO_Pin));
    assert_param(IS_GPIO_PIN_ACTION(PinState));

    if(PinState != GPIO_PIN_RESET)
    {
        GPIOx->BSRR = GPIO_Pin;
    }
    else
    {
        GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
    }
}</pre>
```

HAL GPIO – BSRR

8.4.7 GPIO port bit set/reset register (GPIOx_BSRR) (x = A..E and H)

Address offset: 0x18

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0
w	w	w	w	w	w	W	W	W	w	W	W	W	W	W	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BS15	BS14	BS13	BS12	BS11	BS10	BS9	BS8	BS7	BS6	BS5	BS4	BS3	BS2	BS1	BS0
w	W	W	w	W	W	W	W	W	W	W	W	W	W	W	w

Bits 31:16 **BRy:** Port x reset bit y (y = 0..15)

These bits are write-only and can be accessed in word, half-word or byte mode. A read to these bits returns the value 0x0000.

0: No action on the corresponding ODRx bit

1: Resets the corresponding ODRx bit

Note: If both BSx and BRx are set, BSx has priority.


Bits 15:0 **BSy:** Port x set bit y (y= 0..15)

These bits are write-only and can be accessed in word, half-word or byte mode. A read to these bits returns the value 0x0000.

0: No action on the corresponding ODRx bit

1: Sets the corresponding ODRx bit

Timer – Block Schematics



Memory Map – Peripherals


Table 1. STM32F401xB/C and STM32F401xD/E register boundary addresses (continued)


Boundary address	Peripheral	Bus	Register map					
0x4001 4800 - 0x4001 4BFF	TIM11		Section 14.5.12: TIM10/11 register map on					
0x4001 4400 - 0x4001 47FF	TIM10		page 420					
0x4001 4000 - 0x4001 43FF	TIM9		Section 14.4.13: TIM9 register map on page 410					
0x4001 3C00 - 0x4001 3FFF	EXTI	[Section 10.3.7: EXTI register map on page 212					
0x4001 3800 - 0x4001 3BFF	SYSCFG		Section 7.2.8: SYSCFG register map					
0x4001 3400 - 0x4001 37FF	SPI4	APB2	Section 20 5 40: SPI register man on page 644					
0x4001 3000 - 0x4001 33FF	SPI1	APBZ	Section 20.5.10: SPI register map on page 611					
0x4001 2C00 - 0x4001 2FFF	SDIO	1	Section 21.9.16: SDIO register map on page 667					
0x4001 2000 - 0x4001 23FF	ADC1		Section 11.12.16: ADC register map on page 240					
0x4001 1400 - 0x4001 17FF	USART6		Continue 40 C C. LICART resistant research					
0x4001 1000 - 0x4001 13FF	USART1		Section 19.6.8: USART register map on page 558					
0x4001 0000 - 0x4001 03FF	TIM1		Section 12.4.21: TIM1 register map on page 314					
0x4000 7000 - 0x4000 73FF	PWR		Section 5.5: PWR register map on page 90					
0x4000 5C00 - 0x4000 5FFF	I2C3							
0x4000 5800 - 0x4000 5BFF	I2C2		Section 18.6.11: I2C register map on page 505					
0x4000 5400 - 0x4000 57FF	I2C1							
0x4000 4400 - 0x4000 47FF	USART2		Section 19.6.8: USART register map on page 558					
0x4000 4000 - 0x4000 43FF	I2S3ext							
0x4000 3C00 - 0x4000 3FFF	SPI3 / I2S3		Ocation 00 5 40: CRI resister resp. 044					
0x4000 3800 - 0x4000 3BFF	SPI2 / I2S2	APB1	Section 20.5.10: SPI register map on page 611					
0x4000 3400 - 0x4000 37FF	I2S2ext							
0x4000 3000 - 0x4000 33FF	IWDG		Section 15.4.5: IWDG register map on page 426					
0x4000 2C00 - 0x4000 2FFF	WWDG		Section 16.6.4: WWDG register map on page 433					
0x4000 2800 - 0x4000 2BFF	RTC & BKP Registers		Section 17.6.21: RTC register map on page 471					
0x4000 0C00 - 0x4000 0FFF	TIM5							
0x4000 0800 - 0x4000 0BFF	TIM4		Section 42.4.04. This register man or 27.4					
0x4000 0400 - 0x4000 07FF	TIM3		Section 13.4.21: TIMx register map on page 374					
0x4000 0000 - 0x4000 03FF	TIM2							

TIM_TypeDef - stm32f401xe.h


```
typedef struct
   IO uint32 t CR1;
                            /*!< TIM control register 1,
                                                                       Address offset: 0x00 */
   IO uint32 t CR2;
                             /*!< TIM control register 2,
                                                                       Address offset: 0x04 */
                             /*!< TIM slave mode control register,</pre>
    IO uint32 t SMCR;
                                                                       Address offset: 0x08 */
   IO uint32 t DIER;
                             /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */
    IO uint32 t SR;
                             /*!< TIM status register,
                                                                       Address offset: 0x10 */
    IO uint32 t EGR;
                            /*!< TIM event generation register, Address offset: 0x14 */
   IO uint32 t CCMR1;
                            /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
   IO uint32 t CCMR2;
                             /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
                             /*!< TIM capture/compare enable register, Address offset: 0x20 */
   IO uint32 t CCER;
   IO uint32 t CNT;
                             /*!< TIM counter register,
                                                                        Address offset: 0x24 */
   IO uint32 t PSC;
                             /*!< TIM prescaler,
                                                                       Address offset: 0x28 */
   IO uint32 t ARR;
                             /*!< TIM auto-reload register,
                                                                       Address offset: 0x2C */
   IO uint32 t RCR;
                             /*!< TIM repetition counter register,
                                                                       Address offset: 0x30 */
   IO uint32 t CCR1;
                             /*!< TIM capture/compare register 1,
                                                                       Address offset: 0x34 */
                             /*!< TIM capture/compare register 2,
    IO uint32 t CCR2;
                                                                       Address offset: 0x38 */
   IO uint32 t CCR3;
                             /*!< TIM capture/compare register 3,
                                                                        Address offset: 0x3C */
   IO uint32 t CCR4;
                             /*!< TIM capture/compare register 4,
                                                                        Address offset: 0x40 */
                             /*!< TIM break and dead-time register,</pre>
                                                                       Address offset: 0x44 */
   IO uint32 t BDTR;
   IO uint32 t DCR;
                            /*!< TIM DMA control register,
                                                                        Address offset: 0x48 */
  IO uint32 t DMAR;
                            /*!< TIM DMA address for full transfer,</pre>
                                                                        Address offset: 0x4C */
   IO uint32 t OR;
                            /*!< TIM option register,</pre>
                                                                       Address offset: 0x50 */
} TIM TypeDef;
```

Timer basic setup






Timer period and elapsed time



```
htim10.Instance = TIM10;
htim10.Init.Prescaler = 8399;
htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
htim10.Init.Period = 9999;
htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
{
    Error_Handler();
}
```

Timer interrupts / callbacks



Timer – Read counter value


```
Address offset: 0x10 */
 IO uint32 t SR;
                     /*!< TIM status register,</pre>
                       /*!< TIM event generation register, Address offset: 0x14 */</pre>
 IO uint32 t EGR;
 IO uint32 t CCMR1;
                       /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
 IO uint32 t CCMR2;
                       /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
 IO uint32 t CCER;
                       /*!< TIM capture/compare enable register, Address offset: 0x20 */
                                                  Address offset: 0x24 */
 IO uint32 t CNT;
                      /*!< TIM counter register,
IO uint32 t PSC;
                   /*!< TIM prescaler,
                                                       Address offset: 0x28 */
IO uint32 t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */
__IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */
IO uint32 t CCR1; /*!< TIM capture/compare register 1,</pre>
                                                             Address offset: 0x34 */
IO uint32 t CCR2;
                       /*!< TIM capture/compare register 2,</pre>
                                                             Address offset: 0x38 */
```

uint32_t count = __HAL_TIM_GET_COUNTER(&htim10);

```
/**
  * @brief Get the TIM Counter Register value on runtime.
  * @param __HANDLE__ TIM handle.
  * @retval 16-bit or 32-bit value of the timer counter register (TIMx_CNT)
  */
#define __HAL_TIM_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CNT)
```

4-digit 7-Segment

DIG.1




G DP A

4-digit 7-Segment



Your devices has a driver IC attached to your 7-seg. A TM1637. It uses a serial protocol to set the display numbers. See quad_sseg.zip for driver code.







LCD display with 16 x 2 characters


Uses a HD44780 compatible controller

Backlight (A-K connectors)

RS/RW/E control signals and D0-D7 data pins (4 or 8 bit mode)













The LCD display in your kit has a special interface driver circuit using I2C to communicate with the LCD interpace.

It can write 8 bits via I2C to the RS R/W EN and D3-D0 pins on the LCD display.

Thus the display is then operated in 4-bit mode.

Please look in the datasheet to see the difference between 8-bit and 4-bit mode.

HD44780U


HD44780U based instruction set

Instruction	Code										Description				
mstruction	RS	S R/W B7 B6 B5 I		B4 B3		B3 B2		B0	Description	(when f _{cp} = 270 kHz)					
Clear display	0	0	0	0	0	0	0	0	0	1	Clears display and returns cursor to the home position (address 0).	1.52 ms			
Cursor home	0	0	0	0	0	0	0	0	1	*	Returns cursor to home position. Also returns display being shifted to the original position. DDRAM content remains unchanged.	1.52 ms			
Entry mode set	0	0	0	0	0	0	0	1	I/D	S	Sets cursor move direction (I/D); specifies to shift the display (S). These operations are performed during data read/write.	37 µs			
Display on/off control	0	0	0	0	0	0	1	D	С	В	Sets on/off of all display (D), cursor on/off (C), and blink of cursor position character (B).	37 µs			
Cursor/display shift	0	0	0	0	0	1	S/C	R/L	*	*	Sets cursor-move or display-shift (S/C), shift direction (R/L). DDRAM content remains unchanged.	37 µs			
Function set	0	0	0	0	1	DL	N	F	*	*	Sets interface data length (DL), number of display line (N), and character font (F).	37 µs			
Set CGRAM address	0	0	0 1 CGRAM address					1 add	ress		Sets the CGRAM address. CGRAM data are sent and received after this setting.	37 μs			
Set DDRAM address	0	0	1		[DDR	AM a	ddres	SS		Sets the DDRAM address. DDRAM data are sent and received after this setting.	37 µs			
Read busy flag & address counter	0	1	BF CGRAM/DDRAM address					AM ac	ddres	ss	eads busy flag (BF) indicating internal operation being performed and reads CGRAM or DDRAM address counter contents (depending on evious instruction).				
Write CGRAM or DDRAM	1	0	Write Data					a			Write data to CGRAM or DDRAM.	37 µs			
Read from CG/DDRAM	1	1	Read Data					a			ead data from CGRAM or DDRAM.				

Instruction bit names -

I/D - 0 = decrement cursor position, 1 = increment cursor position; **S** - 0 = no display shift, 1 = display shift, 1 = display off, 1 = display off, 1 = cursor off, 1 = cursor off, 1 = cursor off, 1 = cursor blink off, 2 = cursor blink off

8-bit Initialization



.c and .h files

.h – header file

- Defines the function prototypes
- Included in files that uses the specified functions
- #include "myheaderfile.h" at top of .c file

.c – Implementation file

- Contains the code of the functions
- Functions without prototype in .h file is considered "private"

LCD Driver (lcd.c, lcd.h)

void TextLCD Init(TextLCDType *lcd, GPIO TypeDef *controlPort, uint16_t rsPin, uint16_t rwPin, uint16_t enPin, GPIO TypeDef *dataPort, uint16 t dataPins) void TextLCD_Home(TextLCDType *lcd) void TextLCD Clear(TextLCDType *lcd) void TextLCD Position(TextLCDType *lcd, int x, int y) void TextLCD Putchar(TextLCDType *lcd, uint8 t data) void TextLCD Puts(TextLCDType *lcd, char *string) void TextLCD Printf(TextLCDType *lcd, char *message, ...)

LCD Driver (lcd.c)

TextLCDType;

```
void TextLCD_Strobe(TextLCDType *lcd)
void TextLCD_Cmd(TextLCDType *lcd, uint8_t cmd)
void TextLCD_Data(TextLCDType *lcd, uint8_t data)
What is the purpose of the functions above?
What about TextLCDType?
typedef struct {
```

ASCII Table

1	Decimal	Hexadecimal	Binary	Octal	Char	Decimal	Hexadecimal	Binary	0ctal	Char	Decimal	Hexadecimal	Binary	0ctal	Char
2	0	0	0	0	[NULL]	48	30	110000	60	0	96	60	1100000	140	*
3	1	1	1	1	[START OF HEADING]	49	31	110001	61	1	97	61	1100001	141	a
3	2	2	10	2	[START OF TEXT]	50	32	110010	62	2	98	62	1100010	142	b
S	3		11	3	[END OF TEXT]	51	33	110011	63	3	99	63	1100011	143	c
6 110 6	4	4	100	4	[END OF TRANSMISSION]	52	34	110100	64	4	100	64	1100100	144	d
7 7 111 7 RELLI 55 37 110111 67 7 103 67 1100111 147 9 9 9 9 1001 11	5	5	101	5	[ENQUIRY]	53	35	110101	65	5	101	65	1100101	145	e
8 8 1000 10 BACKSPACE 56 38 11100 70 8 104 68 110100 150 h 9 9 1001 11 IMPRZONTAL TAB 57 39 111001 72 105 69 110100 151 1 10 A 1010 12 LUNE FEED 58 3A 11100 72 106 6A 110100 152 j 11 8 1011 13 VERTICAL TAB 59 3B 11101 73 107 6B 110101 153 k 12 C 11100 14 FORM FEED 60 3C 111100 74 108 6C 1101100 154 k 13 D 1110 15 CARRIAGE RETURN 61 3D 111101 75 109 6D 1101101 155 m 14 E 1111 16 SINIFF OUT 62 3E 111110 76 110 6E 1101110 155 m 15 F 1111 17 SINIFF OUT 63 3F 111111 77 111 6F 110111 157 o 16 10 10000 20 ORAL LUNK ESCAPE 64 40 1000000 100	6	6	110	6	[ACKNOWLEDGE]	54	36	110110	66	6	102	66	1100110	146	f
9 9 1001 11	7	7	111	7	[BELL]	55	37	110111	67	7	103	67	1100111	147	g
10	8	8	1000	10	[BACKSPACE]	56	38	111000	70	8	104	68	1101000	150	h
11	9	9	1001	11	[HORIZONTAL TAB]	57	39	111001	71	9	105	69	1101001	151	i .
12	10	Α	1010	12	(LINE FEED)	58	3A	111010	72	:	106	6A	1101010	152	j
13	11	В	1011	13	[VERTICAL TAB]	59	3B	111011	73	;	107	6B	1101011	153	k
14	12	С	1100	14	(FORM FEED)	60	3C	111100	74	<	108	6C	1101100	154	1
15	13	D	1101	15	[CARRIAGE RETURN]	61	3D	111101	75	=	109	6D	1101101	155	m
15	14	E	1110	16	[SHIFT OUT]	62	3E	111110	76	>	110	6E	1101110	156	n
11	15	F	1111	17	[SHIFT IN]	63	3F			?	111	6F	1101111	157	0
11	16	10	10000	20	IDATA LINK ESCAPEI	64	40	1000000	100	@	112	70	1110000	160	p
18	17	11	10001	21	IDEVICE CONTROL 11	65	41	1000001	101	_	113	71			q
20	18	12	10010	22	IDEVICE CONTROL 21	66	42	1000010	102	В	114	72			
21	19	13	10011	23	IDEVICE CONTROL 31	67	43	1000011	103	C	115	73	1110011	163	5
21	20	14	10100	24	IDEVICE CONTROL 41	68	44	1000100	104	D	116	74	1110100	164	t
22 16 10110 26 [SYNCHRONOUS IDLE] 70 46 1000110 106 F 1118 76 1110110 166 V 123 17 10111 27 [ENG OF TRANS. BLOCK] 71 47 1000111 107 G 119 77 1110111 167 W 120 78 1111000 170 x 18 11000 30 [CANCEE] 72 48 1001000 110 H 120 78 1111000 170 x 19 11001 31 [END OF MEDIUM] 73 49 1001001 111 I 120 78 1111000 170 x 19 11100 32 [SUBSTITUTE] 74 4A 100100 112 J 122 7A 1111011 171 y 127 18 11011 33 [ESCAPE] 75 4B 1001011 113 K 123 7B 1111011 172 Z 18 11110 34 [FILE SEPARATOR] 75 4B 1001011 113 K 123 7B 1111011 173 { 29 1D 11101 36 [RECORD SEPARATOR] 77 4D 100100 114 L 124 7C 1111100 174 125 7D 111110 175 } 11111 37 [UNIT SEPARATOR] 79 4F 100111 117 0 125 7D 111110 175 } 11111 37 [UNIT SEPARATOR] 79 4F 100111 117 0 126 7E 111110 175 [DELJ 33 2 1 100001 41 ! 81 51 1010001 122 R 133 21 100001 41 ! 81 51 1010001 122 R 133 21 100001 41 \$ 83 53 1010011 123 \$ 83 53 1010011 123 \$ 83 53 1010011 125 U 127 7F 1111111 177 [DELJ 34						69	45			E	117	75			u
23				26		70				F	118				v
24 18 11000 30 [CANCEL] 72 48 1001000 110 H 120 78 1111000 170 x 125 19 11001 31 [ENO OF MEDIUM] 73 49 1001001 111 I 121 79 1111001 171 y 126 1A 11010 32 [SUBSTITUTE] 74 4A 1001010 112 J 122 7A 1111010 172 x 127 1B 11010 34 [FILE SEPARATOR] 75 4B 1001101 113 K 123 7B 1111001 173 { 111100 174 [FILE SEPARATOR] 76 4C 1001100 114 L 124 7C 1111100 174 [129 1D 11101 35 [GROUP SEPARATOR] 77 4D 1001101 115 M 125 7D 1111101 175 } 30 1E 11110 36 [RECORD SEPARATOR] 78 4E 1001110 116 N 126 7E 111110 176 ~ 11111 37 [UNIT SEPARATOR] 79 4F 1001111 117 0 126 7E 111110 176 ~ 11111 37 [UNIT SEPARATOR] 79 4F 1001110 116 N 126 7E 111110 176 ~ 11111 37 [UNIT SEPARATOR] 79 4F 1001110 116 N 126 7E 111110 176 ~ 1111 177 [DELJ] 100001 41 ! 81 51 1010001 121 Q 127 7F 1111111 177 [DELJ] 100001 41 ! 81 51 1010001 122 R 135 23 100011 43 # 83 53 1010011 123 R 135 101001 124 T 137 25 100101 45 % 85 55 1010101 125 U 138 26 100110 46 & 86 86 55 1001101 125 U 138 26 100110 46 & 86 86 55 1001101 127 W 140 28 101000 50 (88 58 58 1011000 130 X 141 29 101001 51) 89 59 1011001 131 Y 140 28 101010 52 * 90 5A 1011001 131 Y 140 28 101010 52 * 90 5A 1011001 133 [144 2C 101100 54 , 92 5C 1011100 134 \ 45 2D 101100 56 . 93 5D 1011101 135 1 146 2E 101110 56 .						71	47			G	119	77			w
25						72	48			н	120				x
26						73	49			i .					
27						74				i					-
28	27	1B		33	(ESCAPE)	75	4B			K	123	7B			{
29 1D 11101 35 [GROUP SEPARATOR] 77 4D 1001101 115 M 125 7D 1111101 175) 30 1E 11110 36 [RECORD SEPARATOR] 78 4E 1001110 116 N 126 7E 1111110 176 ~ 31 1F 1111 37 [UNIT SEPARATOR] 79 4F 1001111 117 0 127 7F 1111111 177 [DEL] 32 20 100000 40 [SPACE] 80 50 1010000 120 P 33 21 100001 41 ! 81 51 1010001 121 Q 127 7F 1111111 177 [DEL] 34 22 100010 42 " 82 52 1010010 122 R 136 24 100100 44 \$ 84 54 1010100 124 T 137 25 100101 45 % 85 55 1010101 125 U 138 26 100110 46 & 86 56 1010110 126 V 139 27 100111 47 " 87 57 1010111 127 W 140 28 101000 50 (88 58 1011000 130 X 141 29 101001 51) 89 59 1011001 131 Y 142 2A 101010 52 * 90 5A 1011001 132 Z 143 2B 101011 53 + 91 58 1011011 133 [44 2C 10110 54 , 92 5C 1011100 134	28	1C		34	[FILE SEPARATOR]	76	4C			L	124	7C			Ĩ
30	29	1D		35	IGROUP SEPARATOR!	77	4D			M	125	7D)
31	30			36	IRECORD SEPARATORI	78	4E			N	126	7E			~
32	31	1F		37	IUNIT SEPARATORI	79	4F			0	127	7F			[DEL]
33 21 100001 41 ! 81 51 1010001 121 Q 34 22 100010 42 * 82 52 1010010 122 R 35 23 100011 43 # 83 53 1010011 123 \$ 36 24 100100 44 \$ 84 54 1010100 124 T 37 25 100110 45 % 85 55 1010101 125 U 38 26 100110 46 & 86 56 1010110 126 V 39 27 100111 47 * 87 57 101011 127 W 40 28 101000 50 (88 58 1011000 130 X 41 29 101001 51) 89 59 1011001 131 Y 42 2A 101010 52 * 90 5A 101101 132 Z 43 2B 10101 53 + 91 5B 1011011 133 [44 2C 101100 54 , 92 5C 1011101 134 \ 45 2D 10110 55 - 93 5D 1011101 135] 46 2E 101110 56 . 94 5E 101110 136 ^	32	20			ISPACE)	80	50	1010000	120	P					
34						81				0	l				
35											l				
36					#	83					l				
37					\$	84					l				
38						85	55			U	l				
39						86				v	l				
40						87				w	l				
41					(88				x	l				
42					j l	89					l				
43															
44 2C 101100 54 , 92 5C 1011100 134 \ 45 2D 101101 55 - 93 5D 1011101 135 1 46 2E 101110 56 . 94 5E 1011110 136 ^					+										
45 2D 101101 55 - 93 5D 1011101 135 1 46 2E 101110 56 . 94 5E 1011110 136 ^					,										
46 2E 101110 56 . 94 5E 1011110 136 ^					1										
					j										

Microcontroller Engineering

Questions?

Contact information

Andreas Axelsson

Email: andreas.axelsson@ju.se

Mobile: 0709-467760