

Cse 231 (Digital Logic Design)

Group Project: EID – 2021

Group Number : 04

Group members :

1. Mosroor Mofiz Arman (1921079642) – [SOP]
2. Md Ariful Hasan Suvo (1913087626) - [NAND]
3. Raiyan Rafsan (1921244042) - [NOR]
4. Latifa Hamid Munni (1921099042) - [POS]


Submitted to:

Dr Mohammad Moniruzzaman Khan (KMM)

Date: 27.04.2021

Using (POS) by Latifa :

Project : Eid - 2021



Truth Table :

Words and Decimal numbers	Inputs			outputs						
	A	B	C	a	b	c	d	e	f	g
E	0	0	0	1	0	0	1	1	1	1
I	0	0	1	0	1	1	0	0	0	0
d	0	1	0	0	1	1	1	1	0	1
-	0	1	1	0	0	0	0	0	0	1
2	1	0	0	1	1	0	1	1	0	1
0	1	0	1	1	1	1	1	1	1	0
2	1	1	0	1	1	0	1	1	0	1
1	1	1	1	0	1	1	0	0	0	0

The POS Equations :

$$a : (A+B+\bar{C})(A+\bar{B}+C)(A+\bar{B}+\bar{C})(\bar{A}+\bar{B}+\bar{C})$$

$$b : (A+B+C)(A+\bar{B}+\bar{C})$$

$$c : (A+B+C)(A+\bar{B}+\bar{C})(\bar{A}+B+C)(\bar{A}+\bar{B}+C)$$

$$d : (A+B+\bar{C})(A+\bar{B}+\bar{C})(\bar{A}+\bar{B}+\bar{C})$$

$$e : (A+B+\bar{C})(A+\bar{B}+\bar{C})(\bar{A}+\bar{B}+\bar{C})$$

$$f : (A+B+\bar{C})(A+\bar{B}+C)(A+\bar{B}+\bar{C})(\bar{A}+B+C)(\bar{A}+\bar{B}+C)(\bar{A}+\bar{B}+\bar{C})$$

$$g : (A+B+\bar{C})(\bar{A}+B+\bar{C})(\bar{A}+\bar{B}+\bar{C})$$

for segment a:


$$(A+B+\bar{C})(A+\bar{B}+C)(A+\bar{B}+\bar{C})(\bar{A}+\bar{B}+\bar{C})$$

K-map:

		BC	00	01	11	10	
		A	0	1	0	0	0
		1	1	1	0	1	

$$\therefore a = (A+\bar{C})(A+\bar{B})(\bar{B}+\bar{C})$$


Logic circuit for a:



for segment b:

$$(A+B+C)(A+\bar{B}+\bar{C})$$

Logic circuit for b:



for segment c :


$$(A+B+C)(A+\bar{B}+\bar{C})(\bar{A}+B+C)(\bar{A}+\bar{B}+C)$$

K-map :

		BC	00	01	11	10	
		A	0	0	1	0	1
		1	0	1	1	0	
0	0						
1	0						

$$\therefore C = (B+C)(\bar{A}+C)(A+\bar{B}+\bar{C})$$

Logic circuit for c :



for segment d :


$$(A+B+\bar{C})(A+\bar{B}+\bar{C})(\bar{A}+\bar{B}+\bar{C})$$

K-map :

		BC	00	01	11	10	
		A	0	1	0	0	1
		1	1	1	0	1	
0	0						
1	0						

$$\therefore d = (A+\bar{C})(\bar{B}+\bar{C})$$

Logic circuit for d :




for segment e : $(A+B+\bar{C})(A+\bar{B}+\bar{C})(\bar{A}+\bar{B}+\bar{C})$

K-map :

		B C	00	01	11	10	
		A	0	1	0	0	1
			1	1	1	0	1

$$\therefore e = (A+\bar{C})(\bar{B}+\bar{C})$$

Logic circuit for e :




for segment f :

$(A+B+\bar{C})(A+\bar{B}+C)(A+\bar{B}+\bar{C})(\bar{A}+B+C)(\bar{A}+\bar{B}+C)(\bar{A}+\bar{B}+\bar{C})$

		B C	00	01	11	10	
		A	0	1	0	0	0
			1	0	1	0	0

$$\therefore f = \bar{B} \cdot (A+\bar{C}) \cdot (\bar{A}+C)$$

Logic circuit for f :



for segment g:


$$(A+B+\bar{C}) (\bar{A}+B+\bar{C}) (\bar{A}+\bar{B}+\bar{C})$$


K-map:

		BC	00	01	11	10	
		A	0	1	0	1	1
		1	1	0	0	0	1

$$\therefore g = (B+\bar{C})(\bar{A}+\bar{C})$$


Logic circuit for g:











Project figure : The seven segment Decoder circuit
for EID - 2021

Logism Diagram:

















Seven Segment Display Of : Eid – 2021 (POS) by Latifa











About 555 timer :

The 555 timer is a single chip version of a commonly used circuit called a multivibrator which is useful in a wide variety of electronic circuits. The 555 timer chips probably the most popular integrated circuit ever made

The 555 timer is a highly stable device for generating accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In the time delay mode of operation, the timer is precisely controlled by one external resistor and capacitor




Figure : A 555 - timer chip









Figure : Internal construction of 555 timer







Project figure : The seven segment Decoder circuit
for Eid - 2021 with 3 bit synchronous
counter

3 bit Synchronous counter with j k flip flop by Latifa:









Using (SOP) by Arman:

Project Name : EID-2021 (Display by seven segment decoder).

Decimal	BCD inputs			Outputs						
Numbers	A	B	C	a	b	c	d	e	f	g
0	0	0	0	1	0	0	1	1	1	1
1	0	0	1	0	0	0	0	1	1	0
2	0	1	0	0	1	1	1	1	0	1
3	0	1	1	0	0	0	0	0	0	1
4	1	0	0	1	1	0	1	1	0	1
5	1	0	1	1	1	1	1	1	1	0
6	1	1	0	1	1	0	1	1	0	1
7	1	1	1	0	1	1	0	0	0	0

Equations :

$$a = \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + AB\bar{C}$$

$$b = \bar{A}B\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + AB\bar{C} + ABC.$$

$$c = \bar{A}B\bar{C} + A\bar{B}C + ABC.$$

$$d = A\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}C + \bar{A}B\bar{C} + ABC$$

$$e = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + ABC$$

$$f = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C}$$

$$g = \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + AB\bar{C}$$





Figure : Logic circuit for segment a.





Figure : Logic circuit for segment b.






Figure : Logic circuit for segment C.



\therefore Logic for segment d = $\bar{C} + A\bar{B}$.




Figure : Logic circuit for segment d.

K-map for segment e,

		B	
		01	11
A		0	1 1
0	1	1	1 1
1	0	0	0

$$\therefore \text{Logic for segment } e = \bar{B} + \bar{C}$$




Figure : Logic circuit for segment e.

K-map for segment f,

		B	
		00	01
A		0	1 1
0	1	0	1 1
1	0	0	0

$$\therefore \text{Logic for segment } f = \bar{A}\bar{B} + \bar{B}\bar{C}$$




Figure : Logic circuit for segment f.

K-map for segment g,

$\bar{A} \bar{B} \bar{C}$	00	01	11	10
0	1	0	1	1
1	1	0	0	1

$\underbrace{\hspace{2cm}}$ c

$$\therefore \text{Logic for segment } g = \bar{C} + \bar{A}B.$$




Figure : Logic circuit for segment g.




Figure : The Seven Segment Decoder circuit for
EID-2021.

Name: Mosroor Mofiz Arman

Course: CSE231

ID: 1921079642

Section: 10

Date: 02-05-2021




Figure: Logic circuit for segment a




Figure: Logic circuit for segment b




Figure: Logic circuit for segment c

Name: Mosroor Mofiz Arman Course: CSE231

ID: 1921079642

Section: 10

Date: 02-05-2021




Figure: Logic circuit for segment d




Figure: Logic circuit for segment e




Figure: Logic circuit for segment f




Figure: Logic circuit for segment g

Seven Segment Display (SOP) by Arman:




Figure: The Seven Segment Decoder Circuit for EID-2021 with Seven Segemnt Display by Sum of Product




Figure: The Seven Segment Decoder Circuit for EID-2021 with Seven Segemnt Display by Sum of Product




Figure: The Seven Segment Decoder Circuit for EID-2021 with Seven Segemnt Display by Sum of Product




Figure: The Seven Segment Decoder Circuit for EID-2021 with Seven Segemnt Display by Sum of Product




Figure: The Seven Segment Decoder Circuit for EID-2021 with Seven Segemnt Display by Sum of Product




Figure: The Seven Segment Decoder Circuit for EID-2021 with Seven Segemnt Display by Sum of Product




Figure: The Seven Segment Decoder Circuit for EID-2021 with Seven Segemnt Display by Sum of Product





Figure: The Seven Segment Decoder Circuit for EID-2021 with Seven Segemnt Display by Sum of Product

3 bit counter by Arman:



3 bit Synchronous Counter by Arman:




Figure: The Seven Segment Decoder Circuit for EID-2021 with Seven Segemnt Display and Synchronous Counter by Sum of Product




Figure: The Seven Segment Decoder Circuit for EID-2021 with Seven Segemnt Display and Synchronous Counter by Sum of Product




Figure: The Seven Segment Decoder Circuit for EID-2021 with Seven Segemnt Display and Synchronous Counter by Sum of Product




Figure: The Seven Segment Decoder Circuit for EID-2021 with Seven Segemnt Display and Synchronous Counter by Sum of Product




Figure: The Seven Segment Decoder Circuit for EID-2021 with Seven Segemnt Display and Synchronous Counter by Sum of Product




Figure: The Seven Segment Decoder Circuit for EID-2021 with Seven Segemnt Display and Synchronous Counter by Sum of Product




Figure: The Seven Segment Decoder Circuit for EID-2021 with Seven Segemnt Display and Synchronous Counter by Sum of Product




Figure: The Seven Segment Decoder Circuit for EID-2021 with Seven Segemnt Display and Synchronous Counter by Sum of Product

Using (SOP -NAND) by Ariful:

K-map

K map for segment a

		B				
		00	01	11	10	
A		0	1	0	0	0
A	1	1	1	0	1	
	1	1	1	0	1	


K-map for segment b.

		B				
		00	01	11	10	
A		0	0	0	0	1
A	1	1	1	1	1	
	1	1	1	0	1	


K-map for segment c

		B				
		00	01	11	10	
A		0	0	0	0	1
A	1	0	1	1	0	
	1	1	1	0	0	


K-map for segment d




K-map for segment e



K-map for segment f



K-map for segment g



\therefore Logic for segment $a = \overline{B}\overline{C} + A\overline{B} + A\overline{C}$




Figure: Logic circuit for segment a




Figure: Logic circuit for segment b




Figure: Logic circuit for segment c




Figure : Logic circuit for segment d




Figure : Logic circuit for segment e




Figure: Logic circuit for segment F.











Figure: Logic circuit for segment g.





Seven segment display by Suvo (NAND):


















3 bit counter by suvo:











Using (SOP – NOR) by Raiyan:









Figure: Logic circuit for segment d




Figure: Logic circuit for segment $e = \bar{B} + \bar{C}$

K-map for segment F,

	BC	00	01	11	10
A	0	1	1	0	0
A - 1	0	0	1	0	0




Figure: Logic circuit for segment f











Figure : The seven segment decoder circuit for
EID - 2021






Name:Raiyan rafsan
ID:1921244042







Name:Raiyan Rafsan
ID:1921244042


Seven segment display by Raiyan (NOR):












3 bit counter by Raiyan:



3 bit synchronous counter by Raiyan:

