



North South University
Department of Electrical & Computer Engineering

LAB REPORT

Course Name: CSE231L

Section: 10

Experiment Number: **02**

Experiment Name: **Universal Gates**

Experiment Date: 06 March, 2021

Report Submission Date: 12 March, 2021

Group Number: N/A

Submitted by: **Mosroor Mofiz Arman(1921079642)(Writer)**

Submitted to: Samia Chowdhury	Score
Student Name & ID: Mosroor Mofiz Arman(1921079642) Md. Nahid Akhter(1721922042) Sadman Shahriar(1912679042)	
Remarks:	

Name : Universal Gates

A. Objectives :

- * Understand the concept of universal gates (NAND & NOR).
- * Implement the basic logic gates using universal gates.
- * Implement Boolean functions using universal gates.
- * Understand the gate level optimization.

B. Apparatus :

- * Trainer Board.
- * IC 7400 Quadraphle 2-input NAND gates.
- * IC 7402 Quadraphle 2-input NOR gates.

C. Theory:

A universal gate is a gate which can implement any Boolean function without need to use any other gate type. The NAND and NOR gates are universal gates. In practice, this is advantageous since NAND and NOR gates are economical and easier to fabricate and are the basic gates used in all IC digital logic families.

Figure 01 shows the implementation of NOT, AND & OR gates using only NAND gates.




Figure : implementation of NOT gate using NAND gate




Figure : implementation of AND gate using NAND gate




Figure : implementation of OR gate using NAND gate

Figure 01 : NAND as a universal gate

F. Experimental Data :








Figure F1: Implementation of XOR and XNOR using NAND gates.



NOT GATE



AND GATE



OR GATE







Figure F2: Implementation of NOT, AND, OR, XOR and XNOR using NOR gates

A	B	C	$I_1 = AC$	$I_2 = B\bar{C}$	$F = I_1 + I_2$
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	0	1	1
0	1	1	0	0	0
1	0	0	0	0	0
1	0	1	1	0	1
1	1	0	0	1	1
1	1	1	1	0	1

Table F1: Truth table of combinational circuit in figure B₂



Part-01



Part-02

Figure F3: Universal (NAND) gate implementation of the circuit of Figure D₂