

## North South University

### Department of Electrical & Computer Engineering

#### **Lab Report**

**Experiment No:** 01

**Experiment Title:** Design of a 2-bit Logic unit.

Course Code: CSE332L

Course Name: Computer Organization & Architecture Lab

Name & ID: Mosroor Mofiz Arman, 1921079642

**Date of Experiment:** 03.11.2021

**Date of Submission:** 06.11.2021

(S\$ 332L (Lecture))

In sign orlanding - 1-1A

Objectives:

(i) we have to combount a 2-bit logic unit that is a part of an ALU and this logic unit will have four micro-operations: AND, OR, XOR and NOT operations.

cii) Logic miero-operations are very useful for manipulating individual bits on positions of a word stored in a register.

ciii) We can charge bit values by this operation, delete a group of bits, or insert a new set of bits in a sugister.


(iv) we have to design a 2-bit logic unit that will give the outputs:

one output for each of the 2 bits.

# Equipment list :

- (i) Torainer board.
- (ii) IC 7404, 7408, 7432, 7486, 74F153.
- (iii) Wires for connection.


## Block Diagram:





Touth Table:


|     |         |            | 1   | D. S. W. | 1.   |     |     |      |      |           | 4 - 5 |
|-----|---------|------------|-----|----------|------|-----|-----|------|------|-----------|-------|
| A1  | A0      | B1         | 130 | AMD1     | ANDO | OR1 | ORO | XOR1 | XORO | NOT<br>A1 | NOT   |
| . 0 | $\circ$ | 0          | 0   | 0        | 0    | 0   | 0   | 0    | 0    | 1         | 1     |
| 0   | 0       | 0          | 1   | 0        | 0    | 0   | 1   | 0    | 1    | 1         | 1     |
| 0   | 0       | 1          | 0   | 0        | 0    | 1   | 0   | 1    | 0    | 1         | 1     |
| 0   | 0       | 1          | 1   | 0        | 0    | 1   | 1   | 1    | 1    | 1         | 1     |
| 0   | 1       | 0          | 0   | 0        | 0    | 0   | 1   | 0    | 1    | 1         | 0     |
| 0   | 1       | •0         | 1   | Ö        | ,1   | 0   | 1   | 0    | 0    | 1         | 0     |
| 0   | 1       | .1         | 0   | 0        | 0    | 1   | 1   | 1    | 1    | 1         | 0     |
| 0   | 1       | 1          | 1   | 0        | 1    | 1   | 1   | 1    | 0    | 1         | 0     |
| 1   | 0       | 0          | 0   | 0        | 0    | 1   | 0   | 1    | 0    | 0         | 1     |
| 1   | 0       | 0          | 1   | 0        | 0    | 1   | 1   | 1    | 1    | 0         | 1     |
| 1   | 0       | 1          | 0   | 1        | 0    | 1   | 0   | 0    | 0    | 0         | 1     |
| 1   | 0       | 1          | 1   | 1        | 0    | 1   | 1   | 0    | 1    | 0         | 1     |
| 1   | 1       | 0          | 0   | 0        | 0    | 1   | 1   | 1    | 1    | 0         | 0     |
| 1   | 1       | <b>O</b> • | 1   | 0        | 1    | 1   | 1   | 1    | 0    | 0         | 0     |
| 1   | 1       | 1          | 0   | 1        | 0    | 1.  | 1   | 0    | 1    | 0         | 0     |
| 1   | 1       | 1          | 1   | 1        | 1    | 1   | 1   | 0    | 0    | 0         | 0     |

Table: 2-bit logic anid.









In this experiment, we had to design a 2bit logic unit with AND, OR, XOR and NOT gate with two different 4x1 MUX. We have used Laginim software and designed the logic part using Legisim software; that's why we didn't have to deal with any hardware instructions, use took to inputs for every MUX, which were AO, BO for the MUX and A1, B1 for the second Mx. The selection bits of the Mix work used to choose the gotes. The selection sequence, which was the same for both MUX, was given below!

| Selection |              |           |  |  |
|-----------|--------------|-----------|--|--|
| 31XUM     | So           | Tates     |  |  |
| 0         | 0            | AND Grate |  |  |
| 0         | $\sim$ 1     | OR Gate   |  |  |
|           | 0            | XOR Grate |  |  |
| 1 time Di | of tid 1 and | NOT Gate  |  |  |