

North South University

CSE231L

Experiment # 2

Name of Experiment: Digital Logic Gates and Boolean Functions

<u>Date of Performance:</u> 16 October, 2019

<u>Date of Submission:</u> 23 October, 2019

Section: 13

Group: 3

Submitted To: Farhana Saleh

Submitted By:

ID	Md. Abdul Zabbar	
1530486042		
1711038042	MD. ASHRAFUL KABIR	
1712747042	Ashik Iqbal	
1731046042	Nahian -Al Sabri	
1530187042	Md.Ahasun kamal	

Labz: Universal Gates

A. objectives:

* Understand the Concept of universal gates
(MANDINOR)

*Implement the basic logic gates using universal gates.

* Implement Boolean tunctions using universal
gutes.

* understand the gate level optimization.

B. Apparatus:

* Trainer Board.

* IC 7400 Quandruple 2 înput NAND gates.

* IC 7402 Quandruple 2 input HOR gates.

c. Theory: A universal sure is a state which

can implement any boolean function without need to use any other gate type. The NAND

Scanned by CamScanner

and NOR gates are universal gates. In Practice this is advantageous since NAND and NOR gates are economical and earner to fabricate and are the basic gate used in all IC digital logic families. Figure (1 shows the implementation of NOT) AND & OR gates using only NAND gates: $D_{\alpha} (A \cdot A)' = A'$ A'

Fig: implementation of NOT gate Using NAND

 $D^{(AB)} D^{o} D^{o} AB \longrightarrow A D AB$

Fig: implementation of AND gade Using NAND

 $\frac{1}{3!}\int_{\mathcal{B}} \frac{(n'B')' \cdot n \cdot B}{B} \to \frac{1}{3!}\int_{\mathcal{B}} \frac{A \cdot B}{B}$

fig: implementation of of sute using NAND out. Figure C1: NAND as a universal gade

D. Procedure: 1. verity each of the NAND gate equivalent cincuits in Figure el to penform the same operations of the basic gutes. 2-Denign, construct and test the implementations of xor and xnor gates using NAND gates only. Ihow the cincuits in Figure F1, cleanly labeling the pin numbers. 3. Design, construct and test the implementa -tims of NOT, AND, OR, XOR and XNOR gate (using NOR gutes only. Filon DI: A Combinational

CIPCUIT.

Departm

4. Then, we did complete the froth table.

for the cinevit in Figure D, in table F1

(Section F)

5. And then we convented the circuit in

Figure DI to NAND gute equivalent circuit, showing the steps involved and clentily showing the pin numbers in the front labeled the pin numbers in the front run we circuit design. I showed our work in figure F3 [section F)


- (i) Pant 1- we replaced each of the years with its WAND gate equivalent.
- (ii) Part 2 Identified in versions that are compensated in part 1 and redrawed the final cincuit in Part 2.


5. validated the operation of the universal gate cinevit from the twoth tendle.

avertion Answers:


1) These gates are called universal gates, because all other gates like AND, or, NOT, NOR and XNOR can be deribled from it

And, it is economical because multiple gate packages all contain multiples of the same gate. Lx: the 7400 contains 4x2-input NAND gates so, it makes sense to use a unused gate in the 7400 as inventer, nather than add a 7404 inventer ZC. S, rather than increase the IC count, take advantage of unused gates tom other start.





A. Obi



Discussion'.

- (i) we have faced some IC Problems.
- (ii) we have problems in voltage source. So, we plugged two wires into switch and switches into 1 to make voltage and o to make and into 1.

bepartment of Electrical and Computer Engineering, NSU Lab 2: Universal Gates

CSE231L/EEE211L: Digital Logic Design Lab

A. Objectives

[Electri

- Understand the concept of Universal Gates (NAND & NOR) Implement the basic logic gates using universal gates
- Implement Boolean functions using universal gates
- Understand gate level minimization

B. Apparatus

- Trainer Board
- IC 7400 Quadruple 2-input NAND gates
- IC 7402 Quadruple 2-input NOR gates

C. Theory

A universal gate is a gate which can implement any Boolean function without need to use any other gate type. The NAND and NOR gates are universal gates. In practice, this is advantageous since NAND and NOR gates are economical and easier to fabricate and are the basic gates used in all IC digital logic families.

Figure C1 shows the implementation of NOT, AND & OR gates using only NAND gates.




Figure C1: NAND as a universal gate

D. Procedure

- 1. Verify each of the NAND gate equivalent circuits in Figure C1 to perform the same operations of the
- 2. Design, construct and test the implementations of XOR and XNOR gates using NAND gates only. Show the circuits in Figure F1 (Section F), clearly labeling the pin numbers.

Page 1 of 4

3. Design, construct and test the implementations of NOT, AND, OR, XOR and XNOR gates using NOR gates only. Show the circuits in Figure F2 (Section F), clearly labeling the pin numbers.




Figure DI: A combinational circuit

- 4. Complete the truth table for the circuit in Figure D1 in Table F1 (Section F).
- 5. Convert the circuit in Figure D1 to a NAND gate equivalent circuit, showing the steps involved and clearly labeling the pin numbers in the final circuit design. Show your work in Figure F3 (Section F).
 - (i) Part 1 Replace each of the gates with its NAND gate equivalent.
 - (ii) Part 2 Identify any inversions that are compensated (i.e. one inverter followed by another) in part 1 and redraw the final circuit in part 2.
- 6. Validate the operation of the universal gate circuit from the truth table.

Questions:

- 1) Why are NAND and NOR gates called 'universal gates'? Why is it economical to use only one type of gate to produce digital logic ICs?
- 2) Draw the logic diagram for the given Boolean equation using only NOR gates. Use as few gates as possible.
 - F = A'B' + CD
- 3) Convert the circuit in Figure D1 to a minimized NOR gate equivalent circuit.
- 4) Use Logisim to simulate the circuit you drew for question 3. Attach a printout of the Logisim circuit screenshot and truth table screenshot (on a single page) to this assignment sheet
- 5) Draw the IC diagram for the circuit in Figure F3 Part 2.

CSE231L - Lab 2 - Universal Logic Gates




Figure F1: Implementation of XOR and XNOR using NAND gates




Figure F2: Implementation of NOT, AND, OR, XOR and XNOR using NOR gates

АВС	$I_I = AC$	I ₂ = BC'	$\mathbb{F} = I_1 + I_2$
0 0 0	0	0	0
0 0 1	0	0	0
0 1 0	O)		X
0 1 1	0	0	0
1 0 0	0	0	0
1 0 1		0	
1 1 0	0	1/	1
1 1 1		Ø	

Table F1: Truth table of combinational circuit in Figure P2

Page 3 of 4




Figure F3: Universal (NAND) gate implementation of the circuit of Figure D

Page 4 of 4