

# **North South University**

#### CSE231L

#### Experiment # 4

Name of Experiment: BCD to Excess-3 Converter

Date of Performance: 30 October, 2019

Date of Submission: 6 November, 2019

Section: 13

Group: 3

Submitted To: Farhana Saleh

#### Submitted By:

ID	Name
1530486042	Md. Abdul Zabbar
1711038042	MD. ASHRAFUL KABIR
1712747042	Ashik Iqbal
1731046042	Nahian -Al Sabri
1530187042	Md. Ahasun kamal

## Objectives

- We have to learn various numerical representation systems.
- We have to design a complete minimal combinational logic system from specification to implementation.
- We have to minimize combinational logic circuits using Karnaugh maps.
- We have to implement circuits using minimal forms.

## Equipments

- Trainer Board.
- 2x IC7411 Triple 3-input AND gates.
- 2× IC4075 Triple 3-input of gates.
- -1x IC 7404 Hex Inventers (NOT gates)

#### Theory-

A combinational circuit consists of logic gates whose outputs at any time are determined by the circuit input values. Each input and output variable is a binary variable . One possible binary value at the

output for each input combination. A truth table or boolean functions can be used to specify input output relation. The circuit operates is dearly expressed. Derivation of the truth table or the Bodean equations that define the relationship between inputs and outputs. K-map optimization of the truth table and draw-the corresponding logic diagram. Transform the logic diagram to a new diagram using the available implementation technology. Grate level minimization is the design test of finding an optimal gate level implementation of the boolean functions describing a digital circuit. A k-map is a diagram made by squares, with each square representing one interms of the function that is to be minimized. Draw a logic diagram that represents the simplified boolean expression. Verify the design by analysing or simulating the circuit.

# Circuit diagram




Figure F2: Minimal logic circuit of BCD to Excess-3 converter








Figure F3; Minimal NAND gate implementation of BOD to Excess-3 converter









### Discussion

Because of human error and equipment error, we didn't get our expected he sults. All our circuits were accurate, but no bulb were lightening because the machine had some unknown damage. In this experiment, we used three universal gates. IC 7408 Quadruple 2-input AND gate IC 7432 Quadruple 2-input of gate and IC 7400 Quadruple 2-input NAND gate. We were asked to design a complete minimal combinational logic system. From speci-fication to implementation. We drew the circuit diagram and figured out the truth table. Finally, we drew the circuit diagram and checked the circuit with truth table.

