Digital Logic Design:

Lecture 11

The Look-Ahead Carry Adder

The propagation delay of ripple carry adder can be eliminated by look-ahead carry addition. The look-ahead carry adder produces output carry by either earry generation or carry propagation.

A carry is generated when both input bits or 1's. The generated carry Cg, is expressed as,

An input carry may be propagated when any one of the input bits is 1. The propagated carry Cp, is expressed as

.. Cout = eg + Cp ein [Cout = AB + (A + B) Cin]

Expression of the output carry, Cout, of each full-adder stage for the 4-bit example.

full adders 1

Cout, = Cg1 + Cp, Cing

As the output carry for each full-adder stage is dependent only on the initial input carry cini, the Cg and Cp functions of that stage and the Cg and Cp functions of the preceding

stages, so a carry need not to propagate through all the stages to achieve a final result. Thus, the look-ahead carry adder speeds up the addition process.




Fig: Logic diagram of a look-ahead carry generator




Fig: 4-bit full-adder with look-ahead carry

Comparators :

A magnitude comparator is a combinational circuit that compares two numbers, A and B, determines their relative magnitude whether A>B, A=B or ALB.





Fig: 1-bit magnitude comparator

$$\chi_0 = (\overline{A_0B_0} + \overline{A_0B_0}) = A_0B_0 + \overline{A_0B_0}$$

$$(A\angle B) = \overline{A_0B_0} , (A > B) = A_0B_0 , (A = B) = \chi_0$$






Fig: 3-bit magnitude comparatore

Police