

Department of Electrical & Computer Engineering

North South University

Final Project

Displaying the word 'FEnCE05'

Submitted By: Group 2

Members:

Name: Rejuan Ahmed Khan

Student ID: 1231121043

Name: Md. Sharuar Zahan Rejon

Student ID: 1431048043

Name: Mohammed Mahmudur Rahman

Student ID: 1520386043

Name: Tamima Nur Khan

Student ID: 1530009045

Course: Digital Electronics

Course Code: EEE211

Section: 01

Faculty Advisor:

Fahimul Haque

Combinational Part

Date:

Rejuan Ahmed khan

ID:1231121043

FEE/ETE 211 Project

Crinen Word is 'FENCEO5'. I have to Show each letter and digit in a 7 segment display.




Figure: 7 segment display




Figure: Pin Connection of 7 Segment display Reguan Ahmed khan ID:1231121043 Date:


Sat Sun Mon Tue Wed Thu Fri

Truth Table ?

	Inpu	4	DISPLAX		Output							
A	B	C		a	6	c	4	2	5	9		
0	0	0	F	1	0	0	0	1	1	1		
0	0	1	E	1	0	0	1	1	1	1		
0	1	0	n	0	0	1	0	1	0	1		
0	1	1	C	1	0	0	1	1	1	0		
1	0	0	E	1	0	0	1	1	1	1		
1	0	1	0	1	1	1	1	1	1	0		
1	1	0	5	1	0	1	1	0	1	1		
1	1	1		0	0	0	0	0	0	0		
The second second	The second second		CONTRACTOR OF THE PERSON OF TH	The second		Part of the last	The same of the sa	-				

Now, I have to determine the 12-map for 7-segment pins (a,b,c,d,e,f,g) to find their respective equations.

k-map




: a=B+Ac+Ac

Sat Sun Mon Tue Wed Thu Fri

Rejuan Ahmed Whan


ID:1231121043


Time:




V 0	00.	01	11	10.
0	0	0	0	1
1	0	1	0	1

: C = BC + ABC






: d = AC + AB + AC




0




g = AB + E

ID: 1231121043

Now, from the determined pin equations 9 have to draw the circuit diagram Using basic






Name: Md. Sharwar Zahan Pejon

Id: 1431048043

GINOUP code: FENCEOS

Universal gate: Universal gate is the type of gate by which we can implement any bolean function. We can replace any gate by universal gate but the operation will remain same. Using universal gate in a circuit is very much cost effective because when we use universal circuit gate then we need just 1 type Ie. There are two types of Universal gate. Nand and Nort.



In this prioject, we will use seven segment display to show output. In a seven segment display there are 7 differen LEDs such as a, b, c, d, e, f, g.

	nput	3				0	utpi	uts		Output
X	A	2	a	b	C	d	e	f	8	Display
0	0	0	01	0	0	0	1	1	1	12
0	0	1	1	0	0	1	1	1	1	E
0	1	0	0	0	1	0	1	0	1	FI
0	1	1	1	0	0	1	1	1	0	F
1	0	0	1	0	0	1	1	1	1	E
1	0	10	1	1	1	1	1	1	0	10
1	1	0	1	0	1	1	0	1	1	5
1	1	1	0	0	0	0	0	0	0	0

Touth table

yz x	00	101] 11	110
0	1	1	1	0
1	1	1	0	1

$$.,a=\bar{y}+\bar{x}z+x\bar{z}$$

		b		
x WZ	00	01	11	10
0	0	0	0	0
1	0	1	0	0

			-	
b	=	X	y	Z

		C		-
XV2	00	01	1)	10
0	0	0	0	1
1	0	1	0	1

	d			
X yz	00	01	11	10
0	0	1	1	0
1	1	1	0	1

$$d = x'z + y' + x\bar{z}$$

		e		
22	00	01	11	10
0	1	1	1	1
1	1	1	0	0
		1	-	

	+		
00	01	11	10
1	1	1	0
1	1	0	1
	00	00 01	00 01 11 1 1 1 1 1

		8		
2 42	00	01	11	10
0	7	1	0	1
1	1	0	0	1
_	+	,	1	-1

g = x'y' + 2'

A
$$\longrightarrow$$
 B \longrightarrow P Novi


Touth Table Food Nand

In	put	Output
A	B	$X = \overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0

Touth table for NOR

Inp	outs	Output
A	В	X= (A+B
0	0	1
0	1	0
1	0	0
1	1	0

By using a bubble in the Output side we exposess universal gate.



The Names Mohammed Mahmudur Rahman. Student ID: 1520386043.

The combinedional logic sincuit is a type of digital logic sincuit implemented using Boolean tunction, where the output of logic circuit is a pure functions of the presents imputs only.

A limory decoder is combination of logical circuit that converto limary information from the n coded inputs to a maximum 2n unique outputs. Decoder circuit changes a code into a set of signals. It has maximum of 2n output lines. One of these outputs will be active high based on the combination of present inputs.




Figure: 3x8 decoder.

Name: Mohammed Mahmudur Rahman Student ID: 1520386043

There, given word to show in a 4 segment display is FETICE 05. I have completed the decoder port.

figure: 7-sigment display.



fligure: Pin-out of a 7-negment display in logisim.

There we was 6. go digit in very our assigned word. To display all of them in a single display I had to det build a truth table. If we can in use 7 different display for decoder no truth table would be required. So, here is my touth table:

-	1							Marian Committee		
Decimal	XY	Z	· cı	Ь	c	ď	P	1.0	9.	1
. 0	0 0	0	0	.0	0	0	1	4	3.	-
. 1	0 0	1	0	0	B	1	1	,	1	
2	01	0	0	0	-	0	1	0	1	-
3	0 1	1	0	G	0	1	4	-	1	-
4	1 0	0	0	0	Δ	-	,	1	0	1
5	1 0	1	1		0		1	1	1	
6	1 1	3	1	6		1	1	1	0	Т
-	1 1	0	0		1	1.	0	1	1	Ť
7	1 1	1	0	0	0	0	6	0	0	+

Nome: Mohammed Mahmudun Rahmen-1D: 1820386043

Expression for 7 pin of the display!

a = y' + 2' Z + XZ'

b = ay'z.

C - 421 - 24' Z .

d = 2'z +29' +22'

e = 21 +4)

f = 20/2 y' + 20/2 + 27

9 = x'y' +21

a (0, 1, 3, 4, 5,6)

b (5)

((2,5,6)


d (1,3,4,5,6)

e (0,1,2,3,4,5)

f (0,1,3,4,5,6).


9 (0,1,2,4,6).

To show the mentioned word I have used a 3x8 decoder as there are I word alphabet in this that word. As we don't required the 8th subject we left it as an open connection; so that no unwanted ena! alphabet comes at the last.



Report: TAMIMA NUR KHAN 153000 9045

My part in this project was to design a never regment display wring a multiplexer. In designing this I have taken a 4×1 multiplexer. Truth table for this MUX was derived along with the seven digits of from a to g. Later expressions were developed for the MUX in puts To, T., T2, T3. All the in terms of 1,0, and Car E. and then designed in the logisim.



Sequential Part

sequential circuit design report:

A sequential circuit executes one or more impuls & produce one or more outputs. Sequential circuit requires a state table for it's execution.

These states are related to some definite rules which se depends & generales by p by it's previous states.

nome leasie steps. Firstly we have created a stoke tabi transition diagram. Then determined the state transition table. Thirdly, we shook flip flops & doubt streated excitation tends with state transition table. We have choosen Jok flip-flop for this design. By shorting J&K of JK ff we have made T flip flop.

Alip-flop is a basic building block at a sequential circuit. It is a storage device that then can store one bit of data. It has two impuls & two outputs. As ion sequential circuit for stake transition we need to consider previous stake transition we need to consider previous stake them for storing that impo we must need to

use a flip-flop for sequential circuit.

The J-K flip flop that we used in the most versafile of the basic fip flops. It has input following chareater at the clocke of flip flop but has two iput labeled as J & K.

The J.K Hip. Hop in banically an SR Hip. Hop with feedback which enables only one of its two input terminals, either set or rejet to be activate at one time. Therefore it eliminates the invalid condition which in found in SR flip. Hop aircuit.

The T-flip flop is an edge triggered deine. The low to high one high the low transitions on a clock signal of narrow triggers that is provided as input will cause the change in output state of flip-flop

10	Q+	T
0	0	0
0	1	1
2	0	1
1	1	0

Sig: Excitation Table of T- Hipflep.

T	1 Q+
0	Q(1)
1	Q'(d)

Tig: Characteristics table of Thip-flop.

Sequential circuit: Juehave made a counter of 3 bits by using T flipflop. Tflip-flop is a toggle flipflop. It changes it's output when it gets clock pulse.

Povement state			Ne	Next state			Flip Flop inputs		
A2	A,	Ao	A ₂	A	Ao	T ₂	T,	To	
0	0	0	0	0	1	0	0	1	
0	0	1	0	1	0	0	1	1	
0	1	0	0	1	1	0	0	1	
0	1	1	1	0	0	1	1	1	
1	0	0	1	0	1	0	0	1	
1	0		1	1	0	0	1		
1	1	0	1	1	1	0	i	1	
	1	1	0	0	0	1	1	1	

Here we have used JK flipflop to make T flipflop. Here I and It are shorted to make T flipflop.

