

Department of Electrical & Computer Engineering

#### **LAB REPORT**

Course Name: CSE
------------------

Section: 10

Experiment Number: 07

Experiment Name: Introduction to Multiplexer & Decoder

Experiment Date: 17 April, 2021

Report Submission Date: 23 April, 2021

Group Number: N/A

Submitted by: Mosroor Mofiz Arman(1921079642)(Writer)

Submitted to: Samia Chowdhury	Score
Student Name & ID: Mosroor Mofiz Arman(1921079642)	
Remarks:	


Name: Introduction to Multiplener & Decader. Objectives: that i have been it is + Familiarize with the analysis of Multiplener Le Decador circuits. 4 Learn the implementation of Multiplever & Decoder using gates. + Verify the Multiplener & Decodor with the Touth Table. JUN P & FIRST Apparato : + Trainer Board JIC 7404, 7432 + IC 74151, 47138

of Wires for connection,

Theory:

Multipleners have the most important altributions of digital circuitary in Communication hardware. These digital smithes enable us to achieve the communication notwork we have today. In this experiment the students will have to comtruct MUX (multipleners) with simple togic gates.

JOB 1: 4 to 1 MUX




#### Touth Table:

51	S <sub>o</sub>	<i>Y</i>
0	- 0	$I_o$
0	1	I <sub>1</sub>
1	0	$I_2$
1. Com	Chara 1 - A 11	$I_3$

$$Y = I_0 S_1 S_0 + I_1 S_1 S_0 + I_2 S_1 S_0 + I_3 S_1 S_0$$

# Circuit digram:



Implement the function viry 4:1 MUX; F(A, B, C)= \( \gamma(0, 1, 5, \times) \)
[Lake A as input]

2003: 3 do 8 line Decoder:

It uses all AND gates, and therefore, the article are active-high. For active-low outputs, NAND gates are used. It has simple lines and 8 output lines. It is also called as binary to octal decaderant takes a 3 bit binary input code and activates one of the 8 (octal) outputs converpending to that code. The toruth table is as follows:

Connection Diagram: Data Outputs

Vec YO Y1 Y2 Y3 Y4 Y5 Y6

16 16 14 13 12 11 10 9

1 2 3 4 5 6 7 8

A B C G2A G2B G1 Y7 GND

Select Enable

### Function Table:

Enable Select Inputs Inputs			Outputs									
G1	Gi2 (Note)	<u>e</u>	В	Α	Y0	Y1	Y2	Y3	44	Y5	YG	47
X	H	X	メ	×	1+	Н	H	H	H	H	++	H
	×	×	X	×	H	H	H	H	H	H	H	H
H	L	L	L	L	L	++	H	H	H	H	H	H
++	L	L	L	1-1	H	L	H	H	H	H	H	H
H	L	L	H	L.	+1	H	L	H	H	H	H	H
+	1-	<u>L</u>	<del>  ++</del>	<del>     </del>	H	<del>     </del>	<del>     </del>	<u>                                   </u>	1	H	H	H
H	1-	<del>     </del>	1	H	H	<del>     </del>	H	H	H	1	H	H
H		1+	H	L	H	H	H	H	H	H	L 1+	14
H	L	H	H	<u>                                     </u>	<u> </u> H	] H	H	H	+	H	17	

Note 1: G2 = G2A + G2B

# Assignment:

F(A,B,C,D) = \( \Sigma(0,1,3,5,8,9,14,15) \)
[Lake B as irpit]

	A	B	0	D	F	Data Inputs
•	O	0	0	0	1	To = 1
	0	0	0	1	1	10
Question of the	0.	0	1	0	0	I=1
		0	1	1	1 -	
	0	1	$\mathcal{O}$			TZA
	0	1	0	1	1	$I_2 = 0$
	(O	1	1	0	0	T
	0	1	1	1	0	I3= B
	1:	0	0		1	<b>T</b>
		0	$\mathcal{O}$	1	1	Iy=0
Ī	11-	0	1		O	_
t	1	. 0	1	- 1	0	$I_5 = \overline{B}$
T	1	1	0	0	0	T .
Ī	1	1	0	1	O	I6= B
	1	1	1	0	1	+
	1	1	1	1	1	Iz=B
_						

Table: Truth table for 8:1 MUX.




Figure: Logic diagram for 8:1 MUX.