

# North South University

#### CSE231L

#### Experiment # 5

Name of Experiment: Binary Arithmetic

<u>Date of Performance:</u> 6 November, 2019

Date of Submission: 20 November, 2019

Section: 13

Group: 3

Submitted To: Farhana Saleh

#### Submitted By:

ID .	Name
1530486042	Md. Abdul Zabbar
1711038042	MD. ASHRAFUL KABIR
1712747042	Ashik Iqbal
1731046042	Nahian -Al Sabri
1530187042	Md.Ahasun kamal

## Lab 5: Binary Anithmetic

## A-Objectives:

\* Understand the concept of sinary addition and subtraction.

\* Learn about half and tull binary adden.

\* Pentonm binary addition and subtraction using IC 74283.

\* understanding the concept of BCD addition
and implement a BCD addern using IC74283

B. Theory: Digital computers pertonm a variety of information of information-processing tasks.

Among the functions encountered wree the various anithmetic operations, the most davice anithmetic operation is the operation is the addition of two binary digits. The

simple addition consists of four Possible elementary operations: 6+0=0; 6+1=1; 1+0=1 and 1+1=10-The first three operations produce a sum of one digit, but when both augend and added bits are produce a sum of one digit, but when both augend and added bits are equal to 1, the binary sum consists of two digits. The higher significant bit of this result is Called a canny. When the augent and addend numbers contain more significant digits, the canny obtained from the addition of two It sits is added to the next higher onden pain of significant bits.

The addition of two sits is called a

half adden. One that penforms the addition of three bits (two significant bits and a pravious carry) is a tull adden. The names of the circuit whem them the tack that two half addens can be employed to implement a tull adden.

In Practice, binary addition is usually penformed using ICs that contain several full addets chained and can se used to adder together snoups of bits. These Ice themselves can be chained to form even larisen addens. Since binany subtraction ic penformed by complement addition, the adden Ils can also be used for subtren by using some entra logical operations to

The complement calculation. Half Adder

.7	27	(	<u>S</u>
O	v	0	O
0	)	0	1
)	O	0	1
,	)	1	O




Fig B. [; Logic Diagram & Trevth table of a half adden.

## Full Adden:

M	4 2	( )
0 0 0 1		$\begin{array}{c c} 0 & 0 \\ 0 & 1 \\ 0 & 1 \end{array}$ $\begin{array}{c} (m@y) & 2 \\ (m@y) & 2 \\ (m@y) & 2 \\ (m@y) & 2 \\ +my \end{array}$

Figure B. 2: Logie Diagnam and Inothteble of a full adden.

Experiment 1: Binary Adder Subtractor.

## (.1 Apparentus

\* Trainen board

\* IXII 74283 4-bit binary adden.

\* 2×I C 7486 quadrupple 2-input

XOR gates.

New Apparishes: Il 74283: The 16 Pin 74283

It is a 4 bif full adden. Then means, it

can take two 4 bit binary numbers (A4A3A2A

and B4B3B2B1) and Calculate the Dum


(S4S3 S2S1). The input Carry (If any) is

connected to cin and the output Carry

is obtained from Cout.

Two 74283 Ics can be calculated to tonm an 8-bit nipple through language. The lower 4 bits of each Scanned by CamScanner

D.1 Procedupe:



6

## Experiment 2: BCD Adden


# C.2 APParatus

\* Inginen Board

\* 2×IC 74283 4-bit binarry
adders.

AND gates.

\* 1×IC 7432 quadrupple 2



Scanned by CamScanner

## question Annula:

Ø(2) In the cincuit we set mode control such that when the mode control is zero, addition Penton med is Penfonned and substruction is , The a Dirigal when the mode is one. We use xor gates to feed the pripot, so that when made control is one, the complement of each of the four bites are fed and when mode contrirl is zerro, the input as such is fed. 3 (a) The AND gute and of gute implementation connected at the B input of the 4 bit Adder is used to allow complement on un-complemented BinDut to be connected to the Adder input. Adding of two 4 bit numbers A and B can be pentonned by selections the Add/Subtract = 0. The AND gutes manked of un-complemented are enabled

allowing B'to be passed on to the or gates and the Binpot of the Adder.

Subtraction is Pentinued by Selleting the Add[Subtract = 1. The AND gales manked effection are enabled allowing complemented B<sup>5-3</sup> to be passed on to the or gates and the Binpot of the Adder. The canny In is also set to I when the Add[Substract is set to I.

(b) Here to get the output in B(D form, we will ose B(D adden. Example): In Dut; A = 01MB=/orror output Y = 10101. Explanation: we are adding a(=7) and B(=8). But the BCD Sum will be 10101, where I's acol in binary and 5 15 0101 in binary.

@ The AND gate and or gate implementation connected at the B input of the 4-bit & Adden is used to allow complements of on on-complemented B inpot to be connected to the Adden inpof. Adding of two 4bit numbers Aand Blande pentonned by selection the AddIsolbistanct=0. The AND god is all matted U(Un-Complemented) are enabled allowing 130-3 to be passed on to the or gettle and is inpol of the Adden. subtracting is performed by selleting the Add/Subtract: 1, The AND gates manked c (complemented) are enabled allowing complemented BO-3 to be passed on the of gutes and The B input of the Adden. The Canny In is also get to I when Addl Subtract is set to 1

Scanned by CamScanner

g

io tc The addition of two decimal digits in BCD,

will create a Possible carrray bil I which

needs to be added to the next group of

4 bits-If the binary som with the added

canny bit is equal to on less them ocloop)

the conresponding BCD digit is connect.

### Dis (ossiba)

<sup>(</sup>i) we did face Problem' with Jc's.

<sup>(</sup>ii) 5v Power Source wasn't wonking. So we used ancient and conventioned way.

# Data Sheet for Labo,

F.1 (Enpenimental data (4 bit Binary adden-Subtraction)

operation	M	A	В	Cout	S4 S3 S2 S1
7+5	ď	0111	0101	0	1 1 0 0
4+6	0	000	0110	0	1 0 1 0
9+11	0	100	1011	1	0 1 0 0
15+15	O	1)[]	11/11	1	1 1 7 0
7-5	0.	0111	0101	1	0 0 1 0
4-6	1	0100	ono	o	1 1 1 0
11-2	1	1011	0010	0	1 0 0 1
15-15	1	1111	111)	1	0 0 0 0
	1			1	

Puble F.1.1

F2. Experimental Data (BCD Adder):

	Decima	J			Bì	lary "	Jum		BCD SUM				
	value	Cou	+	₹3	22	7-1	70	C	\ S3	S2:	Si	So	10
	0	0		0	0	0	0	D <sub>0</sub>	0	0	0	0	
	1	. 6		ь	D	O	)	O	0	O	0	1	
	2	0		0	0	)	٥	0	0	6	1	0	
	_3	0		0	D	1	1	,D	6	0	1	1	
	4	Ò		0	1	0	0	0	0	1	0	0	-
	5	6		0	1	0	1	0	0	1	0		
	G	C		0	1	1	0	٥	0	1	1	0	
	7	0		0	1	1	1	0	0	-1			
	8	0		1	0	0	0	0	1			}	
	9	0	1	1	0	O		0	-	0	0	O O	
2	10	0	+	1	0	1	N Dômas e		]	0	0	1	
-	11	0	+	1	0	)	0	1	0	Ŏ	O	0	
-	<u>[</u> ]		-	'	***Commonsus				0	0	v	1	
_	12	ß		)		0	Ö	1	0	0	(	0	
	13	b		1	1	0		)	0	0			
	14	O		1	1	1	0	1	0	1	0	0	
ا	5	0		,	1	1		1	0		0		
١	6	1	(	)	0	0	O		0	1		0	
I	7	1	1	ó	v	0			0				
	18	1	0		0	1 6	0			0	0	1	
											Scan	ned by (	CamScanner

	-									
19.10	0 1. 1	1 1 0	0 1							
Table F.2.1.										
openation	A	ß	Ovenflow Can	ny Som						
9+0	9+0 1001		· X'	100						
9+1	1001	000	×	0000						
9+2	1001	000	Х	0001						
9+3	1001	0011	X	0010						
9+4	1001	oloo	X	0011						
975	1001	0101	x	0100						
9+6	1001	0110	· *	0101						
9+7	9+7 1001		X	0 11 0						
2+8	2+8 1001		X	0						
219	1001	1001	X	000						

Table: F.2.2.

ż

### CSE231L/EEE211L Lab 5 - Binary Arithmetic

Data Sheet:		Instructor's Signature:
Section: 13	Group No.: 3	Date: 6 November, 2019

#### F.1 Experimental data (4-bit Binary Adder-Subtractor):

					2 . 62 62 61
Operation	M	A	В	Cout	S4 S3 S2 S1
Operation			24.2.1	0	1100:
7 + 5	0	0111	0101		1.10
4+6	0	0100	0110	0	1010
4 10	-		4 - 1 4	1	0100
9 + 11	0	1001	1011		
15 + 15	δ	1111	1111	1	1110
15 + 15	U	1111			0010
7 – 5	1	0111	0101	1	
			0110	$\Box$	1110
4 – 6	1	0100	0110		1
11 – 2	1	1011	0010	1	1001
11-2			2441	1	0000
15 – 15	1	1111	1111	-	

Table F.1.1

Ash

Page 5 of 6

### F.2 Experimental Data (BCD Adder):

r.z Dape								BCD Su	m	
D imal	T-		Binary	Sum			S <sub>3</sub>	S <sub>2</sub>	$S_1$	$S_0$
Decimal Value	Cout	<b>Z</b> <sub>3</sub>	$Z_2$	$\mathbb{Z}_1$	$Z_0$	C	1,0	0	0	0
0	0	0	0	0 ·	0		0	D	0	4
1	. 0	0	0	0	1	0		0	1	0
2	0	0	0	1	0	0	0	0	1	1
3	0	0	0	l	1	0	0	1	0	0
4	0	0	1	0	0	0	0	1	0	1
5	0	0	1	0	1	0	0		1	0
6	0	0	1	1	0	0	0	1	1	1
7	0	0	1	1	1	D	0	1	0	0
8	0	1	0	0	0	d	1	0	0	1
9	0	1	0	0	1 7	0	1	0	0	0
- 10	0;		0	1	0 .	١	0	0		1
11	0	1.	0	1	1	,	0	0	0	0
12	0	- 1'	1	0	0	1	0	0	1	
	0	1,	1	0	1	3	0	0	1	1
13	0	1'	1	1	0	1	0	13.	0	0
14	0	1	1	1	1	1	0/	1	0	1
15	1	0	0	0	0	1	6	1	1	0
16	1	0	0	0	1	1	0	1	1	1
17	$\frac{1}{1}$	0	0	1	0	1/	1	0	0	0
18		0,	0,	1	٦	1	1	۵	a	.7_
19	1	U	· ·			/				

Table F.2.1

		Table 1.2.1		
Operation	A	В	Overflow Carry	Sum
9+0	1001	0000	X	1001
9+1	1001	0001	×	0000
9+2	1001	0010	×	0001
9+3	1001	0011	X	0010
9+4	1001	0100	×	0011
9+5	1001	0101	×	0100
9+6	1001	0110	X	0101
9+7	1001	0111	/ ×	0110
9+8	1001	1000 /	У	011)
9+9	1001	1001	×	100 D

Table F.2.2

Lab-5

Page 6 of 6

EEE211L/ETE211L

