

North South University

CSE231L

Experiment # 6

Name of Experiment: Introduction to Multiplexers and Decoders

Date of Performance: 13 November, 2019

Date of Submission: 20 November, 2019

Section: 13

Group: 3

Submitted To: Farhana Saleh

Submitted By:

Name
Md. Abdul Zabbar
MD. ASHRAFUL KABIR
Ashik Iqbal
Nahian -Al Sabri
Md. Ahasun kamal

Objectives

- We have to understand the concept of multiplexing in the context of digital logic circuits.
- We have to learn about the internal logic of digital multiplexers.
- We have to implement digital logic functions using multiplexens
- We have to observe and analy te the operations of the 3 to 8 Line Decoder.

Equipments

- -Trainer board.
- IL 7404 Hex Inverter (NOT gate)
- IL 4073 3-input AND gates.
- IC 7432 2 input OR gates.
- -IC 79191 (8:1 Multiplexer).
- -IC 74138 (3:8 Line Decoder).

Theory

Multiplexers have the most important attibutions of digital circuity in communication hardware. These digital switches enable us to achieve the communication network we have today. In this experiment, we will have to construct MUX (multiplexers) with simple logic gates.

Multiplexer: A multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line. The selection of a particular input line is controlled by a set of selection lines. Normally, there are 2n input lines and n selection lines whose bit combinations determine which input is selected.

Decoders: A decoder is a combinational circuit that converts binary information from n input lines to a maximum of 2n output lines. One input line (that is normally tied low) is routed to one of eight output lines. The output is selected by three select lines: S2, S1 and SD. Unselected output lines are normally high, so the selected output goes low when the input line is tied low. Both the multiplexer and the decoder can be used to synthesize combinational logic circuits.

In this laboratory experiment, we will realize a three input variable truth table design, first using conventional AND-OR Or NAND-NAND logic. Then you will use a 74LS151 multiplexer, and finally a 74LS138 decoder and several AND gates.

Circuit Diagram




Figure D. 1.1: 4:1 Multiplexer.




Figure F.2.1

Results

		7			
A	B	C	F(Theoretical)	Data Inputs	F(Practical)
0	0	0		$I_o = \bar{c}$	1
0	0	1	0	10 - 0	0
D	1	0			1
D	1	١	1	14 = T	Δ
١	0	0	D		0
1	0	1	0	I ₂ =0	
1	1	D	1		-
1	1	1	0	I3 = C	1
			·		٥

Toble F.1.1

Implementing a Boolean function using a 4:1 MUX

F.2 Experimental Data (Implementing a Boolean Function using on 8:1 MUXIC):

A	В	C	D	F(Theoretical)	Data Inputs	F (Practical)
0	0	0	0	1	I ₀ = 4	1
0	0	0	1	1	10	1
0	0	1	0	0	I ₁ = D	0
0	Ö	1	1	1		2
0	(0	0	0	12 = 0	0
0	1	0	1	O 8	12 -0	0
0	1	1	b	0	$\int I_3 = D$	O
0	1)	ē	1		1
1	0	0	D	Ö	$I_4 = D$	0
1	0	0	0	1		1
	0	7	0	-1	$I_5 = D'$	1
	0)	1	0	,	0
	1	0	0	0	I6=0	0
	1	0	1	0	0	0
-	1	1	0	1	I7 = 1	1
+	-	-	1	1	~ *	1

Table F.2.1

F.3 Experimental Data (3 to 8 Line Decoder):

Enable Solect Inputs Inputs		5		Outputs								
4	62	C	B	A	70	Ya	Y2	43	Yy	Ys	Y.	77
×	H	×	X	X	1-1	l-l	1-1		1-1	Н	Н	1-1
L	Х	X	×	X	1+	Н	H		H)	1-1	F)	H
H	L	L	L.	L	L	1-1	H	14	1-1	14	H	H
H	L	les-	L	H	14	L	1-1	Н	Н	Н	Н	Н
+	L	<u></u>	<u> </u>	L	H-	 - 	L	1-1	1+	[-1	H	1-1
H	L	_	17	[-1	17	14	H	L	H	H	H	Н
μ	L	H	L.	L	H	Н	1-1	H	L	[-1	H	Н
H		1-1	9	1-1	H	H	H	H	1-1	L	Н	H
H		1-1	1-3	L	1+	H	-	H	H	H	L	H
4		Н	H	Н	H	H	H	[-1	1-1	1-)	1-1	L

Table Fig. 1

Questions

11

If an active-LOW output (74138, one of the output will low and the rest will be high) is required for each del decoded number, the entire decoder can be implemented with

- 1. NAND gates.
- 2. Inverters.

If an active-HIGH output (74139, one of the output will

high and the rest will be low) is required for each decoded number, the entire decoder can be implemented with


1. AND gates

2. Invertens.

3

F(A,B,C,D) = (1,2,3,6,9,12,13)


A	B	C	D	F	Data Inputs
C		-	0	0	$I_0 = D$
0	0	0	1	1	
0	0	11	0	1	I ₁ = 1
0	0	11	1	1	
0	1	0	0	0	I ₂ = 0
0	1	0	1	0	
0			10	1	$I_3 = \overline{D}$
0	11	11	1	0	
-	10	0	0	0	I4 = D
	0	10	11	1	
1	0	1	0	0	JG = 0
1	10	11	1	0	
<u> </u>		0	0	1	IG= 1
	-	0	11	1	
			0	0	T-1 = 0
		,	1	0	
0	0 0	0 0 0 0 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 1 0 0 1 1	



Discussion

Because of human error and equipment error, we didn't get our expected results. In this experiment, we got to know about Multiplexers and 3 to 8 line decoder and how they work. First we implemented the Multiplexer using IC 7407, IC 7422 and IC 7432. It was little tough for us. This hard work made easy by our lab instructor. She helped us to implement this.

We finished our experiment by implementing 3 to 8 line decoder wing AND and NAND gates to different results. We drew circuit diagram, implemented it and matched the outputs with the table. This part of the experiment went smoothly without any errors.



CSE231L/EEE211L - Lab 6 - Multiplexers and Decoders

		Instructor's Signature:	
Sheeli	Group No.:	Date:	
action;			

Experimental Data (Implementing a Boolean function using a 4:1 MUX):

A	В	С	F (Theoretical)	Data Inputs	F (Practical)
0	0	0	1	_	i de la
0	0	1	0	Io =	0
0	1	0	(J. = 1	l
0	1	1	1	I ₁ = 1	j ,
1	0	0	Ø	I ₂ = ()	٥
1	0	1	0	12 = 0	0
1	1	0		I ₃ = 7	
1	1	1	0	Б- С	0

Table F.1.1

F.2 Experimental Data (Implementing a Boolean function using an 8:1 MUX IC):

			D	F (Theoretical)	Data Inputs	F (Practical)
A	В	С	D	r (Theoretaen)		1
0	0	0	0		$I_0 = 4$	1
0	0	0	1			0
0	0	1	0	0	$I_1 = \emptyset$	1
0	0	1	1	1 -		0
0	1	0	0	0	$I_2 = \mathcal{O}$	0
0	1	0	1	0		0
0	1	1	0	0	$I_3 = \mathcal{D}$	
	1	1	1	!		1
0	0	0	0	0	L ₁ = 0	-
1	0	0	1	1		-
1		1	0		I ₅ = 0	-
1	0	1	1	0	5	2
1	0	0	0	0	16 = 0	0
	1		1	0	16	0
1	1	0	0		1 = 2	1 2 2
1	1	1	-		17= 4	1
1	1	1	1		/	

Table F.2.1




Figure F.2.1

F.3 Experimental Data (3 to 8 Line Decoder):

	ible uts	Se	lect Inp	uts	Outputs							
G1	G2	С	В	Α	Yo	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y6	Y ₇
Х	Н	X	Х	Х	Н	Н	Н	H	H	Н	Н	Н
L	X	Х	X	X	Н	Н	Н	/H	Н	H	Н	Н
Н	L	L	L	L	4	1-1	1.5	1-1	H (H	1+	H
Н	L	L	L	Н	H	11	14/	11 -	1.1	A	14	H
Н	L	L	Н	L	2	1	X	H	H	11/-	11+	H
Н	L	L	Н	Н	1	14	14	L	1-1	14	14-	14
Н	L	Н	L	L	1+	14 /	14.	1-1	1	1-1	H	H
Н	L	Н	L	Н	H	14	14	H	14	1	14	H
Н	L	Н	Н	L	1-1	1-1	14	14	1-1	1-1	1	H
H	L	Н	Н	Н	H	\ /	H	14	H	17	#	L

Table F.3.1

13.11/19

Page 6 of 6