## Ass\_Syn\_2.0

You have to synthesize your UART\_RX files using Design Compiler shell and generate Technology Dependent gate level netlists in Verilog format using standard cell libraries (typical, worst, best) inside std cells folder:-

- scmetro tsmc cl013g rvt tt 1p2v 25c.db
- scmetro tsmc cl013g rvt ff 1p32v m40c
- scmetro\_tsmc\_cl013g\_rvt\_ss\_1p08v\_125c

## Required: -

- 1. Add the following Optimization Constraints: -
  - Clock Frequency with 10 MHz
  - Clock uncertainty with 0.25 ns for setup
  - Clock uncertainty with 0.05 ns for hold
  - Clock transition with 0.1 ns
  - o Input delays on all input ports except (CLK & RST) with 20 clock period
  - Output delays on all output ports with 20% clock period
  - Add Buffer driving cell for all input ports
  - Add load of 50 pf on all output ports
  - Add dont touch attribute on CLK & RST ports
  - Set operation condition using slow and fast libraries
  - Set wireload model using slow library
- 2. Check the synthesis log (syn.log) is free of (Errors, Latches, Comb Loops) and modify your RTL files to fix any issues.
- 3. Generate the following reports: -
  - 1) Power report using (report power -hierarchy) command
  - 2) Area report using (report\_area -hierarchy) command
  - 3) Setup timing analysis report with worst 10 paths
  - 4) Hold timing analysis report with worst 10 paths
  - 5) Clocks report using (report\_clock –attributes) command
  - 6) Constraints report using (report constraint -all violators) command

- 4. Generate the following Output files: -
  - 1) Technology Dependent Gate Level Netlist
  - 2) SDF File
  - 3) SVF File

## Required: -

- A) You have to deliver the following files: -
  - 0- Synthesis script >> syn\_script.tcl
  - 1- Synthesis log >> syn.log
  - 2- Technology Dependent Gate Level Netlist >> UART RX.v
  - 3- Area report >> Area.rpt
  - 4- Power report >> power.rpt
  - 5- Hold analysis report >> hold.rpt
  - 6- Setup analysis report >> setup.rpt
  - 7- Clocks report >> clocks.rpt
  - 8- Constraints report >> constraints.rpt
  - 9- Ports report >> ports.rpt
  - 10- SVF File >> UART\_RX.svf
  - 11- SDF File >> UART RX.sdf