

# Ass\_DFT\_1.0

Refer to **Ass\_Syn\_2.0**, after synthesizing your UART. You have to **insert DFT logic** and generate **Technology Dependent gate level netlists post-dft in Verilog format**

Steps: -

1. Perform RTL preparation for the **UART RX** (Top Module)
  - 1) Add scan ports (SI, SE, SO, test\_mode, scan\_clk, scan\_rst)
  - 2) Mux all the design clocks with scan\_clk
  - 3) Mux all the design resets with scan\_rst
2. Open dft\_script.tcl and Add the following commands: -
  - 1) Configuring scan chain style using **set\_scan\_configuration** command
  - 2) Test-Ready Compile using **compile -scan** command
  - 3) Defining the DFT Signals (SI, SE, SO, test\_mode, scan\_clk, scan\_rst ) using **set\_dft\_signal** command
  - 4) Create Test Protocol using **create\_test\_protocol** command
  - 5) Perform Pre-DFT Design Rule Checking using **dft\_drc -verbose** command
  - 6) Preview DFT using **preview\_dft -show scan\_summary** command
  - 7) Insert DFT logic using **insert\_dft** command
  - 8) Optimize Post DFT Insertion using **compile -scan -incremental** command
  - 9) Perform Post-DFT Design Rule Checking using **dft\_drc -verbose -coverage\_estimate** command
3. Check the dft log (**dft.log**) is free of (**Errors, Latches, Comb Loops**) and modify your RTL files to fix any issues.

Required: -

A) You have to deliver the following files: -

- 0- dft script >> **dft\_script.tcl**
- 1- dft log >> **dft.log**
- 2- Technology Dependent Gate Level Netlist >> **UART\_RX.v**
- 3- Area report >> **Area.rpt**
- 4- Power report >> **power.rpt**
- 5- Hold analysis report >> **hold.rpt**
- 6- Setup analysis report >> **setup.rpt**
- 7- Clocks report >> **clocks.rpt**
- 8- Constraints report >> **constraints.rpt**
- 9- Ports report >> **ports.rpt**
- 10- Coverage Report >> **dft\_drc\_post\_dft.rpt**