{"payload":{"header_redesign_enabled":false,"results":[{"id":"617578699","archived":false,"color":"#b2b7f8","followers":9,"has_funding_file":false,"hl_name":"mostafa-elgendy22/PrUcess","hl_trunc_description":"PrUcess is a low-power multi-clock configurable digital processing system that executes commands (unsigned arithmetic operations, logical…","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":617578699,"name":"PrUcess","owner_id":62804966,"owner_login":"mostafa-elgendy22","updated_at":"2023-04-29T09:02:27.235Z","has_issues":true}},"sponsorable":false,"topics":["dft","verilog","synchronizer","synthesis","formal-verification","uart-protocol","physical-design","asic-design"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":50,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Amostafa-elgendy22%252FPrUcess%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/mostafa-elgendy22/PrUcess/star":{"post":"4IdV4PckW9ioVlXoho4HU-ohGSQDJ-cvcHTMbLPkSy4U2XD2b4nbTc38y4BvKvezTGXK47YflYyicgjq-vrwfQ"},"/mostafa-elgendy22/PrUcess/unstar":{"post":"V-MMYe8HLSbfWDwo03UBgrdZwps8kh9FRuVUIVaWWti4Fj0S95yVxHIMo5yO0Txl4T_MjKIDJm2xK7S5m7BINg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"-4Bj9YXPg4cGQPduSFQ6ewZzeJuYy1ooVuEWHeXJxRB43z_-1cVAtjBHx_Cy3cQ9LBLLG-N_vHIqPDbxSyuKNQ"}}},"title":"Repository search results"}