
# SV Project - Synchronous FIFO

Supervisor: Eng. Kareem Waseem



Mostafa Kamal Mohamed

# Table of contents

l.	Definition of FIFO
II.	Verification Plan
III.	RTL Bugs Report
IV.	Design and SVA codes snippets
V.	Do File
VI.	Questa snippets
VII.	Coverage Report

# Definition of FIFO Stands for "First In, First Out."

FIFO is a method for organizing, processing or retrieving data or other objects in a queue. In a FIFO system, the data that has been waiting the longest gets processed first whenever there is an opening. New objects are added to the back of the queue and must wait their turn as the system processes each object in order.

The FIFO model is one of the most basic ways to process data. It does not allow one object to jump the line or weigh the priority of multiple items when choosing what to process next — everything waits its turn without exception. The opposite of the FIFO model is the LIFO model, or last-in-first-out, where the newest entry is processed first.

Many computer queues operate using a FIFO model. For example, a network printer in a busy office will use a FIFO queue to schedule print jobs as they come in, even if your document is only two pages and the job right before yours is a hundred. Computers also typically use FIFO scheduling when pulling data from an array or buffer. Disk write scheduling, process scheduling, and message systems also often use a FIFO model to handle requests in order without consideration for high or low priority.

#### II. Verification Plan

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	When the reset is asserted, the internal pointers, counter and overflow, underflow will reset	Directed at the start of the sim, then randomized with constraint that drives reset to be off most of the sim time	-	immediate assertion to check the reset functionality
FIFO_2	When wr_en and rd_en are high and the fifo is empty, the priorty is to write to fifo	Randomization under constraint on wr_en to be high 70% of the time and rd_en to be high 30% of the time	coverpoints wr_en and rd_e n and cross cover with empty and full signals	concurent assertion to check count is increased
FIFO_3		Randomization under constraint on wr_en to be high 70% of the time and rd_en to be high 30% of the time	coverpoints wr_en and rd_en and cross cover with empty and full signals	concurent assertion to check count is decreased
FIFO_4	When wr_en is high and rd_en is low and the fifo is not full, write operation is done	Randomization under constraint on wr_en to be high 70% of the time	_	concurent assertion to check count is increased, self check using reference model
FIFO_5	When wr_en is low and rd_en is high and the fifo is not empty, read operation is done	Randomization under constraint on wr_en to be high 30% of the time		concurent assertion to check count is decreased, self check using reference model
FIFO_6	When count is equal to depth - 1			immediate assertion to check almostfull is high, self check using reference model
FIFO_7	When count is equal to 1			immediate assertion to check almostempty is high, self check using reference model
FIFO_8	When wr_en is high and fifo is not full. wr ack is high		cross cover between wr_ack	concurent assertion to check wr_ack is high, self check using reference model
FIFO_9	When wr_en is high and fifo is full, overflow is high			concurent assertion to check overflow is high, self check using reference model
FIFO_10	When rd_en is high and fifo is empty, underflow is high			concurent assertion to check underflow is high, self check using reference model
FIFO_11	When count = depth, fifo is full			immediate assertion to check full is high, self check using reference model
FIFO_12	When count = 0, fifo is empty			immediate assertion to check empty is high, self check using reference model
FIFO_13	data_in	Randomized during the simulation		

# III. RTL Bugs Report

1.

# Original design

```
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        wr_ptr <= 0;
end</pre>
```

# Modified design

```
if (!f_if.rst_n) begin
  wr_ptr <= 0;
  f_if.overflow <= 0; // reset overflow signal
  f_if.wr_ack <= 0; // reset wr_ack signal
end</pre>
```

2.

Original design

```
always @(posedge clk or negedge rst_n) begin
if (!rst_n) begin
rd_ptr <= 0;
end
```

Modified design

```
if (!f_if.rst_n) begin
    rd_ptr <= 0;
    f_if.underflow <= 0; // reset underflow signal
end</pre>
```

3.

Original design

```
assign underflow = (empty && rd_en)? 1 : 0;
```

Modified design

```
else begin
  if (f_if.empty && f_if.rd_en) // make underflow signal sequential
  | f_if.underflow <= 1;
  else
  | f_if.underflow <= 0;
end</pre>
```

4.

Original design

```
assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;
```

Modified design

5.

#### Original design

```
else begin
    if (({wr_en, rd_en} == 2'b10) && !full)
        count <= count + 1;
    else if (({wr_en, rd_en} == 2'b01) && !empty)
        count <= count - 1;
end</pre>
```

#### Modified design

```
else begin

if ({f_if.wr_en, f_if.rd_en} == 2'b10 && !f_if.full)

| count <= count + 1;
else if ({f_if.wr_en, f_if.rd_en} == 2'b01 && !f_if.empty)

| count <= count - 1;
else if ({f_if.wr_en, f_if.rd_en} == 2'b11 && f_if.full) // add unhandled case

| count <= count - 1;
else if ({f_if.wr_en, f_if.rd_en} == 2'b11 && f_if.empty) // add unhandled case

| count <= count + 1;
end</pre>
```

#### IV. Design and SVA Codes snippets

#### 1. Assertions

```
'ifdef SIM
// reset
always.comb begin
if([f_if_rst_n])
reset: assert final(|wr_ptr && |rd_ptr && |count);
end
//full
always.comb begin
if([f_if_rst_n] && (count== f_if_iFIFO_DEPHH)]
one_full: assert final(f_if_full);
//almostfull: assert final(f_if_almostfull);
//elmostfull: assert final(f_if_almostfull);
//empty
if(f_if_rst_n] && (count== 0)
three_empty: assert final(f_if_empty);
//almostempty
if(f_if_rst_n] && (count== 0)
three_empty: assert final(f_if_almostempty);
end
//overflow
property five;
@(posedge f_if_c|k) disable iff(|f_if_rst_n| (f_if_full && f_if_wr_en) |=> f_if_overflow;
endproperty
overflow_flag_assert: assert property(five);
overflow_flag_cover: cover_property(five);
//underflow
property slx;
@(posedge f_if_c|k) disable iff(|f_if_rst_n| (f_if_empty && f_if_rd_en) |=> f_if_ounderflow;
endproperty
underflow_flag_assert: assert property(six);
underflow_flag_acover: cover_property(six);
underflow_flag_acover: cover_property(six);
underflow_flag_acover: cover_property(six);
underflow_flag_acover: cover_property(six);
underflow_flag_acover: cover_property(six);
```

```
//wr_ack
property seven;
@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en && count< f_if.FIFO_DEPTH) |=> f_if.wr_ack;
endproperty
wr_ack_flag_acover: assert property(seven);
wr_ack_flag_acover: cover property(seven);
//write
property eight;
@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en && !f_if.rd_en && !f_if.full) |=> $past(count+ 1'bi);
endproperty
write_assert: assert property(eight);
write_cover: cover property(eight);
//read
property nine;
@(posedge f_if.clk) disable iff(!f_if.rst_n) (!f_if.wr_en && !f_if.rd_en && !f_if.empty) |=> (count+ 1'bi);
endproperty
read_assert: assert property(nine);
read_cover: cover property(nine);
//write priority
property ten;
@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en && f_if.rd_en && f_if.full) |=> (count+ 1'bi);
endproperty
write_pri_assert: assert property(ten);
write_pri_assert: assert property(ten);
//read_pri_over: cover property(ten);
//read_pri_over: cover property(!eleven);
read_pri_assert: assert property(eleven);
read_pri_assert: assert property(eleven);
read_pri_assert: assert property(eleven);
read_pri_assert: assert property(eleven);
read_pri_cover: cover property(eleven);
```

#### 2. FIFO\_top

#### 3. FIFO\_transaction (constraints)

```
int RD_EN_ON_DIST = 30;
int WR_EN_ON_DIST = 70;

constraint rst_dist{rst_n dist {0:=1, 1:=99};} //rst
   constraint write_enable_dist { wr_en dist {0 := 100 - WR_EN_ON_DIST, 1 := WR_EN_ON_DIST}; } //write
   constraint read_enable_dist { rd_en dist {0 := 100 - RD_EN_ON_DIST, 1 := RD_EN_ON_DIST}; } //read
```

#### 4. FIFO monitor

```
fork
    begin
    fifo_coverage.sample_data(fifo_txn);
end

begin
    @(posedge f_if.clk);
    #2;
    fifo_scoreboard.check_data(fifo_txn);
end
join
if (test_finished) begin
$display("Test finished");
$display("Correct Count: %od", correct_count);
$display("Error Count: %od", error_count);
$stop;
```

5.

6. FIFO\_scoreboard (check and reference functions)

```
function void check_data(input FIFO_transaction fifo_txn);
bit [6:0] ref_flags, dut_flags;
reference_model(fifo_txn);

ref_flags = (full_ref, empty_ref, almostfull_ref, almostempty_ref, overflow_ref, underflow_ref, wr_ack_ref);
dut_flags = (fifo_txn.full, fifo_txn.empty, fifo_txn.almostfull, fifo_txn.almostempty, fifo_txn.overflow, fifo_txn.underflow, fifo_txn.wr_ack);
if (fifo_txn.data_out !== data_out_ref) begin
error_count+;
fdisplay("time:%dt Error: Data out mismatch. Expected: %0h, Got: %0h", $time, data_out_ref, fifo_txn.data_out);
end else begin
correct_count+;
end

if (ref_flags !== dut_flags) begin
error_count+;
$ display("time:%dt Error: Flags mismatch. Expected: %b, Got: %b", $time, ref_flags, dut_flags);
end else begin
correct_count+;
end
end function
```

```
//reference model
function void reference_model(input FIFO_transaction fifo_txn);
    fork
    begin // write
    if (!fifo_txn.rst_n) begin
    wr ack_ref = 0;
    owerflow_ref = 0;
    full_ref = 0;
    almostfull_ref = 0;
    men_queue.delete();
    end else if (fifo_txn.wr_en && count < FIFO_DEPTH) begin
    wr_ack_ref = 1;
    men_queue.push_back(fifo_txn.data_in);
    end else begin
    wr ack_ref = 0;
    overflow_ref = (full_ref && fifo_txn.wr_en) ? 1 : 0;
    end
end

begin //read
    if (!fifo_txn.rst_n) begin
    empty_ref = 0;
    underflow_ref = 0;
    almostempty_ref = 0;
    end else if (fifo_txn.den && count != 0) begin
    data_out_ref = mem_queue.pop_front();
    end else begin
    underflow_ref = (empty_ref && fifo_txn.rd_en) ? 1 : 0;
    end
end
join</pre>
```

#### 7. FIFO\_coverage (covergroup)

```
coverpoup FTD_cup;
// Coverpoint f_cup_txn.w_en;
// Coverpoint f_cup_txn.w_en;
// Coverpoint f_cup_txn.den;
// coverpoint f_cup_txn.denstrul;
// almostempty_cp: coverpoint f_cup_txn.denstrul;
// almostempty_cp: coverpoint f_cup_txn.denstrul;
// coverpoint f_c
```

#### 8. FIFO test

```
initial begin
    f_if.data_in = 0; f_if.wr_en = 0; f_if.rd_en = 0;
    assert_reset();
    repeat(100000) begin
        assert(fifo_txn.randomize());
        f_if.rst_n = fifo_txn.rst_n;
        f_if.wr_en = fifo_txn.wr_en;
        f_if.rd_en = fifo_txn.rd_en;
        f_if.data_in = fifo_txn.data_in;
        @(negedge f_if.clk);
    end
    test_finished = 1; // singnal to be asserted when test finished
end
```

#### V. Do File

```
vlib work
vlog -f src_fifo_files.txt -mfcu +define+SIM +cover
vsim -voptargs=+acc work.FIFO_top -classdebug -uvmcontrol=all -cover
add wave /FIFO_top/f_if/*
coverage save FIFO_top.ucdb -onexit
run -all
```


#### VI. Questa snippets

#### 1. Report of results

```
# Test finished!
# Correct Count: 200002
# Error Count: 0
# ** Note: $stop : FIFO_monitor.sv(42)
# Time: 1000017 ns Iteration: 0 Instance: /FIFO_top/MONITOR
# Break in Module FIFO_monitor at FIFO_monitor.sv line 42
```

#### 2. Waveform snippets


Empty signal is high when count == zero



Almostempty is high when count == 1




> Full signal is high when count == 8




➤ Almostfull signal is high when count == 7




When wr\_en is high and not full wr\_ack is high



When rd\_en is high and fifo is empty underflow signal is high




When wr\_en is high and full overflow is high




#### 3. Assertions passed correctly

▲ Assertions ====================================					
▼ Name	Assertion Type	Language	Enable	Failure Count	Pass Count
	Immediate	SVA	on	0	1
/FIFO_top/DUT/one_full	Immediate	SVA	on	0	1
/FIFO_top/DUT/two_almostfull	Immediate	SVA	on	0	1
/FIFO_top/DUT/three_empty	Immediate	SVA	on	0	1
/FIFO_top/DUT/four_almostempty	Immediate	SVA	on	0	1
<u>→</u> /FIFO_top/DUT/overflow_flag_assert	Concurrent	SVA	on	0	1
<u>→</u> /FIFO_top/DUT/underflow_flag_assert	Concurrent	SVA	on	0	1
→ /FIFO_top/DUT/wr_ack_flag_assert	Concurrent	SVA	on	0	1
	Concurrent	SVA	on	0	1
→ /FIFO_top/DUT/read_assert	Concurrent	SVA	on	0	1
	Concurrent	SVA	on	0	1
	Concurrent	SVA	on	0	1
/FIFO_top/TEST/#ublk#182146786#9/immed10	Immediate	SVA	on	0	1


### 4. Coverage of assertions



#### Covergroups



#### 6. Full wave with assertions



# VII. Coverage Report

1. Code Coverage (toggle, branch, statement)

Toggle Coverage for instance /FIFO\_top/f\_if --

Node	1H->0L	0L->1H	"Coverage"
almostempty	1	1	100.00
almostfull	1	1	100.00
clk	1	1	100.00
data in[15-0]	1	1	100.00
data out[15-0]	1	1	100.00
empty	1	1	100.00
full	1	1	100.00
overflow	1	1	100.00
rd en	1	1	100.00
rst n	1	1	100.00
underflow	1	1	100.00
wr ack	1	1	100.00
wr en	1	1	100.00

. -- --- - - -

Branch Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
Branches	35	35	0	100.00%

-----Branch Details-----

Branch Coverage for instance /FIFO\_top/DUT

Statement Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
Statements	29	29	0	100.00%

Statement Coverage for instance /FIFO\_top/DUT --

# 2. Functional Coverage

#### COVERGROUP COVERAGE:

Covergroup	Metric	Goal	Bins	Status
TYPE /FIFO_coverage_pkg/FIFO_coverage/FIFO_cvgr covered/total bins:	100.00% 70	100 70	- - -	Covered
missing/total bins:	0	70	-	
% Hit:	100.00%	100	-	

# 3. Assertions

=== Instance: /FIFO\_top/DUT === Design Unit: work.FIFO

Assertion Coverage: Assertions		12	12	0	100.00%
Name	File(Line)			ailure ount	Pass Count
(FTFO : (DUT /					
/FIFO_top/DUT/reset				0	1
/FIFO_top/DUT/one_fu				0	1
/FIFO top/DUT/two al	FIF0.sv(17)			0	1
/F1F0_top/b01/two_a	FIFO.sv(20)			0	1
/FIFO top/DUT/three				U	1
/FIFO_cop/boil/cliree_	FIFO.sv(23)			0	1
/FIFO top/DUT/four a				•	-
/ 11 0_cop/ 50 1/ 10 ui _c	FIF0.sv(26)			0	1
/FIFO top/DUT/overfl				•	_
, . 1. o_cop, ,	FIF0.sv(32)			0	1
/FIFO top/DUT/under	· ,				
	FIF0.sv(38)			0	1
/FIFO_top/DUT/wr_ack	c flag assert				
	FIF0.sv(44)			0	1
/FIFO_top/DUT/write_	assert				
	FIF0.sv(50)			0	1
/FIFO_top/DUT/read_a	assert				
	FIF0.sv(56)			0	1
/FIFO_top/DUT/write_					
	FIF0.sv(62)			0	1
/FIFO_top/DUT/read_p					
	FIF0.sv(68)			0	1
Branch Coverage:					