
UVM FIFO Project

Supervisor: Eng. Kareem Waseem



Mostafa Kamal Mohamed

Table of contents

l.	Introduction to FIFO
II.	FIFO Interface
III.	Verification Plan
IV.	RTL Bugs Report
V.	UVM Structure and description
VI.	Design and UVM codes
VII.	Questa snippets
VIII.	Do File and Source files
IX.	Full wave of FIFO
X.	FIFO Coverage report
XI.	Assertions table

I. Introduction to FIFO

A First-In, First-Out (FIFO) buffer is a fundamental data structure used in both hardware and software systems to manage data flow. As the name suggests, it operates on a queueing principle where the first piece of data to enter the buffer is also the first to leave, making it ideal for sequential data handling. FIFOs are widely utilized in scenarios that require orderly data transmission and reception, especially where data needs to be processed in the exact order it arrives.


In digital systems, FIFO buffers are essential for temporary data storage and are often implemented in hardware as part of memory structures or as standalone modules. In software, FIFOs can be used in algorithms or operating system-level tasks, such as inter-process communication.

Key Applications of FIFO:

- 1. Data Communication: FIFOs are crucial in buffering data between systems with different clock domains, such as between a processor and a peripheral device, ensuring that data is not lost when speeds differ.
- 2. Networking: In network routers and switches, FIFOs are used to queue packets before forwarding them, managing traffic flow and avoiding data collisions or loss.
- 3. Audio/Video Streaming: FIFO buffers smooth out the streaming of audio and video signals by temporarily holding the data before processing, preventing interruptions due to uneven data transmission.
- 4. Digital Signal Processing (DSP): In signal processing systems, FIFOs manage continuous data flow between different stages of a pipeline to avoid data overwrites or underflows.
- Microprocessor Systems: FIFOs are often used in CPU peripherals (such as UARTs) to queue incoming and outgoing data, enabling efficient data handling and processing.
- 6. Control Systems: In embedded systems, FIFOs help manage sensor data and ensure that control loops receive and process input in the correct order.

II. FIFO Interface

Port	Direction	Function
clk	input	Clock signal
rst_n		Active low asynchronous reset
wr_en		Write Enable: If the FIFO is not full, asserting this signal causes data (on data_in) to be written into the FIFO
rd_en		Read Enable: If the FIFO is not empty, asserting this signal causes data (on data_out) to be read from the FIFO
data_in		Write Data: The input data bus used when writing the FIFO.
data_out	output	Read Data: The sequential output data bus used when reading from the FIFO.
full		Full Flag: When asserted, this combinational output signal indicates that the FIFO is full. Write requests are ignored when the FIFO is full, initiating a write when the FIFO is full is not destructive to the contents of the FIFO.
almostfull		Almost Full: When asserted, this combinational output signal indicates that only one more write can be performed before the FIFO is full.
empty		Empty Flag: When asserted, this combinational output signal indicates that the FIFO is empty. Read requests are ignored when the FIFO is empty, initiating a read while empty is not destructive to the FIFO.
almostempty		Almost Empty: When asserted, this output combinational signal indicates that only one more read can be performed before the FIFO goes to empty.
overflow		Overflow: This sequential output signal indicates that a write request (wr_en) was rejected because the FIFO is full. Overflowing the FIFO is not destructive to the contents of the FIFO.
underflow		Underflow: This sequential output signal Indicates that the read request (rd_en) was rejected because the FIFO is empty. Under
wr_ack		Write Acknowledge: This sequential output signal indicates that a write request (wr_en) has succeeded.



FIFO IF

III. Verification Plan

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	When the reset is asserted, the internal pointers, counter and overflow, underflow will reset	Directed at the start of the sim, then randomized with constraint that drives reset to be off most of the sim time	-	immediate assertion to check the reset functionality
FIFO_2		Randomization under constraint on wr_en to be high 70% of the time and rd_en to be high 30% of the time	coverpoints wr_en and rd_e n and cross cover with empty and full signals	concurent assertion to check count is increased
FIFO_3		Randomization under constraint on wr_en to be high 70% of the time and rd_en to be high 30% of the time	coverpoints wr_en and rd_en and cross cover with empty and full signals	concurent assertion to check count is decreased
FIFO_4	When wr_en is high and rd_en is low and the fifo is not full, write operation is done	Randomization under constraint on wr_en to be high 70% of the time	cross cover between wr_en and full signal	concurent assertion to check count is increased, self check using reference model
FIFO_5	When wr_en is low and rd_en is high and the fifo is not empty, read operation is done	Randomization under constraint on wr_en to be high 30% of the time	cross cover between rd_en and empty signal	concurent assertion to check count is decreased, self check using reference model
FIFO_6	When count is equal to depth - 1		cross cover between almostfull and wr_en and rd_en	immediate assertion to check almostfull is high, self check using reference model
FIFO_7	When count is equal to 1		cross cover between almostempty and wr_en and rd en	immediate assertion to check almostempty is high, self check using reference model
FIFO_8	When wr_en is high and fifo is not full. wr ack is high		cross cover between wr_ack and wr_en and rd_en	concurent assertion to check wr_ack is high, self check using reference model
FIFO_9	When wr_en is high and fifo is full, overflow is high		cross cover between overflow and wr_en and rd_en	concurent assertion to check overflow is high, self check using reference model
FIFO_10	When rd_en is high and fifo is empty, underflow is high		cross cover between underflow and wr_en and rd_en	concurent assertion to check underflow is high, self check using reference model
FIFO_11	When count = depth, fifo is full		cross cover between full and wr en and rd en	immediate assertion to check full is high, self check using reference model
FIFO_12	When count = 0, fifo is empty		cross cover between empty and wr_en and rd_en	immediate assertion to check empty is high, self check using reference model
FIFO_13	data_in	Randomized during the simulation		

IV. RTL Bugs Report

1.

Original design

```
always @(posedge clk or negedge rst_n) begin
   if (!rst_n) begin
        wr_ptr <= 0;
end</pre>
```

Modified design

```
if (!f_if.rst_n) begin
    wr_ptr <= 0;
    f_if.overflow <= 0; // reset overflow signal
    f_if.wr_ack <= 0; // reset wr_ack signal
end</pre>
```

2.

Original design

```
always @(posedge clk or negedge rst_n) begin
if (!rst_n) begin
rd_ptr <= 0;
end
```

Modified design

```
if (!f_if.rst_n) begin
    rd_ptr <= 0;
    f_if.underflow <= 0; // reset underflow signal
end</pre>
```

3.

Original design

```
assign underflow = (empty && rd_en)? 1 : 0;
```

Modified design

```
else begin
  if (f_if.empty && f_if.rd_en) // make underflow signal sequential
  | f_if.underflow <= 1;
  else
  | f_if.underflow <= 0;
end</pre>
```

4.

Original design

```
assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;
```

Modified design

5.

Original design

```
else begin
    if (({wr_en, rd_en} == 2'b10) && !full)
        count <= count + 1;
    else if (({wr_en, rd_en} == 2'b01) && !empty)
        count <= count - 1;
end</pre>
```

Modified design

```
else begin

if ({f_if.wr_en, f_if.rd_en} == 2'b10 && !f_if.full)


| count <= count + 1;
else if ({f_if.wr_en, f_if.rd_en} == 2'b01 && !f_if.empty)

| count <= count - 1;
else if ({f_if.wr_en, f_if.rd_en} == 2'b11 && f_if.full) // add unhandled case

| count <= count - 1;
else if ({f_if.wr_en, f_if.rd_en} == 2'b11 && f_if.empty) // add unhandled case

| count <= count + 1;
end</pre>
```

V. UVM Structure and description



UVM flow of FIFO

- 1. FIFO_top: root of the hierarchy, instantiate the design, interface and bind assertions, generate the clock, set the interface into the database and finally run the test
- 2. Config. Database: a shared database between all components
- 3. Config. Object: an object that holds configuration settings and parameters for components.
- 4. FIFO_test: here we build the environment, config, and different sequences like reset sequence and other scenarios, get the virtual interface from the database and put into container and set it into database again, in run phase we raise objection and run all the different sequences then drop objection
- 5. FIFO_sequence: core stimulus of any verification plan, made up of several sequence items, parametrized class by type, when sequence starts it tells the sequencer it has data to produce then the sequencer waits for the driver to pull data by telling get_next_item(); then sequencer take the data from the sequence to driver when finish_item means sequence is ready to be sent. In FIFO project I have created many sequences
 - Reset sequence
 - Write and read randomly
 - Write only no read
 - Read only no write
 - Write to the FIFO until it is full, then start reading until the FIFO is empty
 - > Full sequence: write to the FIFO and continue writing after it is fills up to check overflow
 - Empty sequence: read from the FIFO and continue reading after it is empty to check underflow
- 6. FIFO_seq_item: data field to communicate with the design, randomized data is generated, constraints is added to stimulus
- 7. FIFO_env: build agent, scoreboard, and coverage collector and connect analysis port of agent to scoreboard an coverage collector exports
- 8. FIFO_agent: build sequencer, driver, and monitor, get the config. Object from database, create agent analysis port connect driver virtual interface and monitor interface to cofig. Object virtual interface, connect driver port to sequencer export and mon analysis port to agent analysis port
- 9. FIFO_sequencer: generate transactions as class objects and sends it to the driver (acting as fifo)

- 10. FIFO_driver: pulls the data from the sequence by get_next_item(); as mentioned above, drive the sequence item in the run phase task using the virtual interface
- 11. FIFO_monitor: capture signal information from the design ports and translate it into seq items then broadcasts those sequence items analysis components like scoreboard and coverage collector
- 12. FIFO_scoreboard: receives seq items from the monitor, check them using reference model and compare them with design outputs, build analysis port and export and connect them, finally report phase to report correct and wrong transactions
- 13. FIFO_coverage: receives seq items from the monitor, sample the data field for functional coverage, buil analysis port and export and connect them

VI. Design and UVM codes

1. FIFO_top

FIFO_interface

```
interface FIFO_if (clk);
parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;
input bit clk;
logic [FIFO_WIDTH-1:0] data_in;
logic [FIFO_WIDTH-1:0] data_out;
bit [FIFO_WIDTH-1:0] data_out;
logic wr_ack, overflow;
logic full, empty, almostfull, almostempty, underflow;

modport DUT (input data_in, wr_en, rd_en, clk, rst_n, output full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);

endinterface //FIFO_if
```

3. Modified design

```
ule FIFO(FIFO_if.DUT f_if);
 localparam max_fifo_addr = $clog2(f_if.FIFO_DEPTH);
 reg [f_if.FIF0_WIDTH-1:0] mem [f_if.FIF0_DEPTH-1:0];
 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr; reg [max_fifo_addr:0] count;
 always @(posedge f_if.clk or negedge f_if.rst_n) begin
   if (!f_if.rst_n) begin
      wr_ptr <= 0;
      f_if.overflow <= 0; // reset overflow signal</pre>
    else if (f_if.wr_en && count < f_if.FIFO_DEPTH) begin</pre>
     mem[wr_ptr] <= f_if.data_in;</pre>
      f_if.wr_ack <= 1;
     wr_ptr <= wr_ptr + 1;
      f_if.wr_ack <= 0;
      if (f_if.full && f_if.wr_en)
        f_if.overflow <= 1;
        f_if.overflow <= 0;</pre>
 always @(posedge f_if.clk or negedge f_if.rst_n) begin
   if (!f_if.rst_n) begin
     rd_ptr <= 0;
      f_if.underflow <= 0; // reset underflow signal
   end
else if (f_if.rd_en && count != 0) begin
     f_if.data_out <= mem[rd_ptr];</pre>
    if (f_if.empty && f_if.rd_en) // make underflow signal sequential
       f_if.underflow <= 1;
       f_if.underflow <= 0;
always @(posedge f_if.clk or negedge f_if.rst_n) begin
if (!f_if.rst_n) begin
   count <= 0;
     count <= count + 1;
else if ({f_if.wr_en, f_if.rd_en} == 2'b01 && !f_if.empty)</pre>
     else if ({f_if.wr_en, f_if.rd_en} == 2'b11 && f_if.full) // add unhandled case
     count <= count - 1;
else if ({f_if.wr_en, f_if.rd_en} == 2'b11 && f_if.empty) // add unhandled case</pre>
end
// flags operations
assign f_if.full = (count == f_if.FIFO_DEPTH) ? 1 : 0;
assign f_if.empty = (count == 0) ? 1 : 0;
assign f_if.almostfull = (count == f_if.FIFO_DEPTH-1) ? 1 : 0; // modify the almostfull signal to match design specs
assign f_if.almostempty = (count == 1) ? 1 : 0;
```

4. FIFO config

```
package FIFO_config_pkg;
import uvm_pkg::*;
  include "uvm_macros.svh"
  class FIFO_config extends uvm_object;
  'uvm_object_utils(FIFO_config)

virtual FIFO_if FIFO_vif;

function new(string name = "FIFO_config");
    super.new(name);
endfunction
endclass
endpackage
```

5. FIFO_test

```
package FIFO_test_pkg:
!aport FIFO_config_pkg:*;
!aport FIFO_config_pkg:*;
!aport FIFO_config_pkg:*;
!aport FIFO_config_pkg:*;
!aport FIFO_mal_sequence_pkg::*;
!aport FIFO_mal_sequence_pkg::*;
!aport FIFO_mite_only_sequence_pkg::*;
!aport FIFO_mite_only_sequence_pkg::*;
!aport FIFO_full_sequence_pkg::*;
!aport FIFO_ently_sequence_pkg::*;
!aport FIFO_ently_sequence_pkg::*;
!aport FIFO_ently_sequence_pkg::*;
!aport FIFO_ently_sequence_pkg::*;
!aport FIFO_ently_sequence_pkg::*;
!aport FIFO_ently_sequence write_pkg::*;
!aport FIFO_ently_ently_sequence write_pkg::*;
!aport FIFO_ently_sequence write_pkg::*;
!aport FIFO_ently_sequence:type_id::reate("mite_pkg.
!fifO_ently_sequence.ently_sequence:type_id::reate("mite_pkg.
!fifO_ently_sequence.ently_sequence:type_id::reate("mite_pkg.
!pro_ently_sequence.ently_sequence:type_id::reate("mite_pkg.
!pro_ently_sequence.ently_sequence:type_id::reate("mite_seq");
!pro_ently_seq = FIFO_write_pkg.
!pro_ently_sequence:type_id::reate("mite_seq");
!pro_ently_seq = FIFO_write_pkg.
!pro_ently_seq = FIFO_write_pkg.
!pro_ently_seq = #IFO_write_pkg.
!pro_ently_se
```

```
if(!uvm_config_db #(virtual FIFO_if)::get(this,"", "FIFO_IF", FIFO_cfg.FIFO_vif))
    'uvm_fatal('build_phase", "Test - Unable to get the virtual interface of thr FIFO from the uvm_config_db");

uvm_config_db #(FIFO_config)::set(this,"*", "CFG", FIFO_cfg);
endsurun_phase(uvm_phase phase);
super.rum_phase(phase);
phase.raise_objection(this);
'uvm_info("rum_phase", "Reset Asserted", UVM_LOW)
    reset_seq.start(env.agt.sqn);
'uvm_info("rum_phase", "Write_read Sequence Generation Started", UVM_LOW)

    wrw_info("rum_phase", "Write_read Sequence Generation Ended", UVM_LOW)

    "uvm_info("rum_phase", "Write_read Sequence Generation Ended", UVM_LOW)

    "uvm_info("rum_phase", "Write Sequence Generation Started", UVM_LOW)

    "uvm_info("rum_phase", "Write Sequence Generation Ended", UVM_LOW)

    "uvm_info("rum_phase", "Read Sequence Generation Ended", UVM_LOW)

    "uvm_info("rum_phase", "Read Sequence Generation Ended", UVM_LOW)

    "uvm_info("rum_phase", "Read Sequence Generation Started", UVM_LOW)

    "uvm_info("rum_phase", "Reset Desserted", UVM_LOW)

    "uvm_info("rum_phase", "Reset Desserted", UVM_LOW)

    "uvm_info("rum_phase", "Reset Desserted", UVM_LOW)

    "uvm_info("rum_phase", "Write then Read Sequence Generation Ended", UVM_LOW)

    "uvm_info("rum_phase", "Write then Read Sequence Generation End
```

```
`uvm_info("run_phase", "Full Sequence Generation Started", UVM_LOW)
full_seq.start(env.agt.sqr);
`uvm_info("run_phase", "Full Sequence Generation Ended", UVM_LOW)

`uvm_info("run_phase", "Empty Sequence Generation Started", UVM_LOW)
empty_seq.start(env.agt.sqr);
`uvm_info("run_phase", "Empty Sequence Generation Ended", UVM_LOW)
phase.drop_objection(this);
endtask: run_phase
endclass; FIFO_test
endpackage
```

6. FIFO_sequences

Reset sequence

```
package FIFO_reset_sequence_pkg;
inport FIFO_seq_item_pkg::*;
include "uvm_macros.svh"

class FIFO_reset_sequence extends uvm_sequence #(FIFO_seq_item);
`vvm_object_utils(FIFO_reset_sequence);
FIFO_seq_item seq_item;

/ function new(string name = "FIFO_reset_sequence");
    super.new(name);
    endfunction

task body;
seq_item = FIFO_seq_item::type_id::create("seq_item");
start_item(seq_item);
seq_item.rst_n = 0;
seq_item.ur_en = 0;
seq_item.ur_en = 0;
seq_item.data_in = 0;
finish_item(seq_item);
enddask
endclass
endpackage
```

> Write and read sequence

```
package FIFO_write_read_sequence_pkg;
import FIFO_seq_item_pkg::*;
import uvm_mkg::*;
include "uvm_macros.svh"

class FIFO_write_read_sequence extends uvm_sequence #(FIFO_seq_item);
'uvm_object_utils(FIFO_write_read_sequence);
FIFO_seq_item seq_item;

function new(string name = "FIFO_write_read_sequence");
    super.new(name);
endfunction

task body;
repeat (18080) begin
seq_item = FIFO_seq_item::type_id::create("seq_item");
start_item(seq_item);
assert(seq_item.randomize());
finish_item(seq_item);
end
endtask
endclass
endpackage
```

> Write only sequence

Read only sequence

Write then read sequence

> Full sequence

> Empty sequence

7. FIFO_seq_item

```
package FIFO_seq_ttem_pkg;
import www_pkg:*;
include "uum_macros.suh"
[lass FIFO_seq_ttem extends uum_sequence_ttem;
'uum_object_utils(FIFO_seq_ttem);
parameter FIFO_DEDML = 8;
parameter FIFO_DED
```

8. FIFO_env

```
package FIF0_env_pkg;
import FIF0_scoreboard_pkg::*;
import FIFO_coverage_pkg::*;
import FIFO_agent_pkg::*;
import uvm_pkg::*;
`uvm_component_utils(FIFO_env)
FIFO_agent agt;
FIFO scoreboard sb;
function new(string name = "FIFO_env", uvm_component parent = null);
    super.new(name, parent);
function void build_phase(uvm_phase phase);
super.build_phase(phase);
agt = FIF0_agent::type_id::create("agt", this);
sb = FIFO_scoreboard::type_id::create("sb", this);
cov = FIFO_coverage::type_id::create("cov", this);
endfunction: build_phase
function void connect_phase(uvm_phase phase);
super.connect_phase(phase);
agt.agt_ap.connect(sb.sb_export);
agt.agt_ap.connect(cov.cov_export);
endfunction: connect_phase
endpackage
```

9. FIFO_agent

```
package FIFO_agent_pkg:
import FIFO_derive_pkg::;
import FIFO_derive_pkg::;
import FIFO_seq_item_pkg::;
inport FIFO_seq_item_pkg::;
inport FIFO_seq_item_skg::;
import FIFO_seq_item_pkg::;
inport FIFO_seq_item_skg::;
import FIFO_seq_item_skg::;
import FIFO_seq_item_skg::;
import FIFO_seq_item_skg::;
import FIFO_seq_item_skg::;
import FIFO_deriver stg::
import FIFO_deriver stg::
import FIFO_seq_item_skg::;
import FIFO_deriver stg::
import FIFO_seq_item_skg::;
import FIFO_deriver stg::
import FIFO_seq_item_skg::
import
```

10. FIFO_sequencer

```
package FIFO_sequencer_pkg;
import FIFO_seq_item_pkg::*;
import uvm_pkg::*;
include "uvm_macros.svh"
class FIFO_sequencer extends uvm_sequencer #(FIFO_seq_item);
'uvm_component_utils(FIFO_sequencer);

function new(string name = "FIFO_sequencer", uvm_component parent = null);
    super.new(name, parent);
endfunction
endclass
endpackage
```

11. FIFO driver

```
package FIFO_driver_pkg;
import FIFO_seq_item_pkg::*;
import FIFO_seq_item_pkg::*;
import row_pkg::*;
import row_pkg::*;
include "uum_macros.svh"
class FIFO_driver extends uvm_driver #(FIFO_seq_item);
'uvm_component_utils(FIFO_driver)

virtual FIFO_if FIFO_vif;
FIFO_seq_item stim_seq_item;

function new(string name = "FIFO_driver", uvm_component parent = null);
super.new(name, parent);
endfunction

task rum_phase(uvm_phase phase);
super.rum_phase(uvm_phase phase);
super.rum_phase(uvm_phase phase);
forever begin

stim_seq_item = FIFO_seq_item::type_id::create("stim_seq_item");
seq_item_port.get_next_item(stim_seq_item);
FIFO_vif.nst_n = stim_seq_item.nst_n;
FIFO_vif.nst_n = stim_seq_item.nd_en;
FIFO_vif.nd = n stim_seq_item.den;
FIF
```

12. FIFO monitor

```
package FIFO_monitor_pkg;
import FIFO_seq_item_pkg:*;
import wom_pkg:*;
include "owm_macros.sch"
class FIFO_monitor extends uvm_monitor;
'wwm_component_utils(FIFO_monitor)
virtual FIFO_if FIFO_vff;
FIFO_seq_item rsp_seq_item;
vum_analysis_port *(FIFO_seq_item) mon_ap;
function new(string name = "FIFO_monitor", uvm_component parent = null);
super_new(name, parent);
endfunction
function void build phase(uvm_phase phase);
super_build_phase(phase);
endfunction:
non_ap = new("son_ap", this);
endfunction:
mon_ap = new("son_ap", this);
endfunction:
plice fifo_seq_item = FIFO_seq_item:type_id::create("rsp_seq_item");
prover begin
rsp_seq_item = FIFO_seq_item:type_id::create("rsp_seq_item");
prover begin
rsp_seq_item.nst_n = FIFO_vff.rst_n;
prop_seq_item.nst_n = FIFO_vff.rst_n;
prop_seq_item.nst_n = FIFO_vff.rd_en;
prop_se
```

13. FIFO_scoreboard

```
package FIFO_scoreboard_skg;
import FIFO_scoreboard strends www.scoreboard;
import FIFO_scoreboard extends www.scoreboard;
'uvm_component_utils(FIFO_scoreboard)

uvm_analysis_export #(FIFO_scoreboard)

int corner_count = 0;

int corner_count = 0;

parameter FIFO_wIDH = 16;

parameter FIFO_wIDH = 16;

parameter FIFO_wIDH = 8;

localparam max_fifo_addr = $clog2(FIFO_DEPTH);

bit [FIFO_wIDH-1:0] data_out_ref;

bit [max_firo_addr:0] count;

bit [sio] erf_flags, dut_flags;

bit [FIFO_wIDH-1:0] mem_queue($];

function new(string name = "FIFO_scoreboard", uvm_component parent = null);

super.new(name, parent);

endfunction

function void build_phase(wwm_phase phase);

super.build_phase(phase);

sb_fifo = new("sb_fifo, this);

endfunction: build_phase(
phase(phase));

sb_fifo = new("sb_fifo, this);

endfunction: build_phase

function void connect_phase(uvm_phase phase);

super.connect_phase(phase))
```

```
begin //read

if (Iseq_item_chk_rst_n) begin

empty_ref - 1;
underflow_ref = 0;
end else if (seq_item_chk.rd_en && count != 0) begin

| data_out_ref = sen_queue.pop_front();
end else begin
| underflow_ref = (empty_ref && seq_item_chk.rd_en) ? 1 : 0;
end
end

| fi (Iseq_item_chk.rst_n) begin // count
| count = 0;
end else if (seq_item_chk.wr_en && iseq_item_chk.rd_en && !full_ref) begin
| count = count = 1;
end else if (iseq_item_chk.wr_en && seq_item_chk.rd_en && lempty_ref) begin
| count = count = 1;
end else if (iseq_item_chk.wr_en && seq_item_chk.rd_en && full_ref) begin
| count = count = 1;
end else if (seq_item_chk.wr_en && seq_item_chk.rd_en && full_ref) begin
| count = count = 1;
end else if (seq_item_chk.wr_en && seq_item_chk.rd_en && empty_ref) begin
| full_ref = (count == FIFO_DEPTH ) ? 1 : 0;
| alsostfull_ref = (count == FIFO_DEPTH - 1) ? 1 : 0;
| alsostfull_ref = (count == FIFO_DEPTH - 1) ? 1 : 0;
| alsostfull_ref = (count == FIFO_DEPTH - 1) ? 1 : 0;
| alsostfull_ref = (count == FIFO_DEPTH - 1) ? 1 : 0;
| alsostfull_ref = (count == FIFO_DEPTH - 1) ? 1 : 0;
| alsostfull_ref = (count == FIFO_DEPTH - 1) ? 1 : 0;
| alsostfull_ref = (count == FIFO_DEPTH - 1) ? 1 : 0;
| alsostfull_ref = (count == FIFO_DEPTH - 1) ? 1 : 0;
| alsostfull_ref = (count == FIFO_DEPTH - 1) ? 1 : 0;
| alsostfull_ref = (count == FIFO_DEPTH - 1) ? 1 : 0;
| alsostfull_ref = (count == FIFO_DEPTH - 1) ? 1 : 0;
| alsostfull_ref = (count == FIFO_DEPTH - 1) ? 1 : 0;
| alsostfull_ref = (count == FIFO_DEPTH - 1) ? 1 : 0;
| alsostfull_ref = (count == FIFO_DEPTH - 1) ? 1 : 0;
| alsostfull_ref = (count == FIFO_DEPTH - 1) ? 1 : 0;
| alsostfull_ref = (count == FIFO_DEPTH - 1) ? 1 : 0;
| alsostfull_ref = (count == FIFO_DEPTH - 1) ? 1 : 0;
| alsostfull_ref = (count == FIFO_DEPTH - 1) ? 1 : 0;
| alsostfull_ref = (count == FIFO_DEPTH - 1) ? 1 : 0;
| alsostfull_ref = (count == FIFO_DEPTH - 1) ? 1 : 0;
| alsostfull_ref = (count == FIFO_DEPTH - 1) ? 1 : 0;
| alsostfull_ref = (count == FIFO_DEPTH - 1) ? 1 : 0;
| alsostfull_ref = (count == FIFO_DEPTH - 1
```

14. FIFO coverage

```
import FIFO_seq_item_pkg::*;
import uvm_pkg::*;
`uvm_component_utils(FIFO_coverage)
uvm_analysis_export #(FIFO_seq_item) cov_export;
uvm_tlm_analysis_fifo #(FIFO_seq_item) cov_fifo;
FIFO_seq_item_seq_item_cov;
                           coverpoint seq_item_cov.wr_en;
                           coverpoint seq_item_cov.rd_en;
                          coverpoint seq_item_cov.full;
     empty_cp: coverpoint seq_item cov.empty;
almostfull_cp: coverpoint seq_item_cov.almostfull;
almostempty_cp: coverpoint seq_item_cov.almostempty;
     overflow_cp: coverpoint seq_item_cov.overflow; underflow_cp: coverpoint seq_item_cov.underflow;
                           coverpoint seq_item_cov.wr_ack;
                           cross wr_en_cp, empty_cp;
     wr_almostfull: cross wr_en_cp, almostfull_cp;
     wr_almostempty: cross wr_en_cp, almostempty_cp;
wr_overflow: cross wr_en_cp, overflow_cp{
           ignore\_bins \ wr\_en0\_overflow1 = !binsof(wr\_en\_cp) \ intersect\{1\} \ \&\& \ binsof(overflow\_cp) \ intersect\{1\};
     wr_underflow: cross wr_en_cp, underflow_cp;
wr_wr_ack: cross wr_en_cp, wr_ack_cp{
           ignore_bins wr_en0_wr_ack1 = !binsof(wr_en_cp) intersect{1} && binsof(wr_ack_cp) intersect{1};
                           cross rd_en_cp, full_cp{
```

```
cross rd_en_cp, empty_cp;
    rd_almostfull: cross rd_en_cp, almostfull_cp;
rd_almostempty: cross rd_en_cp, almostempty_cp;
    rd_overflow: cross rd_en_cp, overflow_cp;
rd_underflow: cross rd_en_cp, underflow_cp{
         ignore_bins rd_en0_underflow1 = !binsof(rd_en_cp) intersect{1} && binsof(underflow_cp) intersect{1};
   FIFO_cvgr = new();
 unction void build_phase(uvm_phase phase);
 uper.build_phase(phase);
cov_export = new("cov_export", this);
cov_fifo = new("cov_fifo", this);
 ndfunction: build phase
 unction void connect_phase(uvm_phase phase);
 uper.connect_phase(phase);
cov_export.connect(cov_fifo.analysis_export);
task run_phase(uvm_phase phase);
super.run_phase(phase);
cov_fifo.get(seq_item_cov);
FIFO_cvgr.sample();
 ndclass
ndpackage
```

15. Assertions

```
dule FIFO_SVA(FIFO_if.DUT f_if)
  // Hese assert.com
always_comb begin
if(If_if.rst_n) begin
reset_assert: assert final(IDUT.wr_ptr && IDUT.rd_ptr && IDUT.count);
reset_cover: cover final(IDUT.wr_ptr && IDUT.rd_ptr && IDUT.count);
  if(f_if.rst_n && (DUT.count== f_if.FIFO_DEPTH)) begin
full_flag_assert: assert final(f_if.full && !f_if.empty && !f_if.almostempty && !f_if.almostfull);
full_flag_cover: cover final(f_if.full && !f_if.empty && !f_if.almostempty && !f_if.almostfull);
  if(f_if.rst_n && (DUT.count== f_if.FIFO_DEPTH-1)) begin
almostfull_flag_assert: assert final(f_if.almostfull && !f_if.empty && !f_if.almostempty && !f_if.full);
almostfull_flag_cover: cover final(f_if.almostfull && !f_if.empty && !f_if.almostempty && !f_if.full);
  if(f_if.rst_n && (DUT.count== 0)) begin
empty_flag_assert: assert final(f_if.empty && !f_if.almostempty && !f_if.full && !f_if.almostfull);
empty_flag_acover: cover final(f_if.empty && !f_if.almostempty && !f_if.full && !f_if.almostfull);
  'if(_if.rst_n && (OUT.count== 1)) begin
almostempty_flag_assert: assert final(f_if.almostempty && !f_if.empty && !f_if.full && !f_if.almostfull);
almostempty_flag_cover: cover final(f_if.almostempty && !f_if.empty && !f_if.full && !f_if.almostfull);
  property overflow_flag;
@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.full && f_if.wr_en) |=> f_if.overflow;
endproperty
  endproperty
overflow_flag_assert: assert property(overflow_flag);
avanflow_flag_cover: cover_property(overflow_flag);
   Property underflow_flag;
@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.empty && f_if.rd_en) |-> f_if.underflow;
  endproperty
underflow_flag_assert: assert property(underflow_flag);
underflow_flag_cover: cover_property(underflow_flag);
   property wr_ack_high;
@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en && DUT.count< f_if.FIFO_DEPTH) |=> f_if.wr_ack;
  endproperty
wr_ack_high_flag_assert: assert property(wr_ack_high);
wr_ack_high_flag_cover: cover property(wr_ack_high);
   property wr_ack_low;
@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en && f_if.full) |=> !f_if.wr_ack;
  endproperty
wr_ack_low_flag_assert: assert property(wr_ack_low);
wr_ack_low_flag_cover: cover_property(wr_ack_low);
  property write_op;
@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en && !f_if.rd_en && !f_if.full) |-> $past(DUT.count+ 1'b1);
  endproperty
write_op_assert: assert property(write_op);
write_op_cover: cover property(write_op);
  property read_op;
@(posedge f_if.clk) disable iff(!f_if.rst_n) (!f_if.wr_en && f_if.rd_en && !f_if.empty) |=> (DUT.count+ 1'b1);
  read_op_assert: assert property(read_op);
read_op_cover: cover property(read_op);
property write_pri;
@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en && f_if.rd_en && f_if.full) |=> (DUT.count+ 1'b1);
endproperty
write_pri_assert: assert property(write_pri);
write_pri_cover: cover property(write_pri);
property read_pri;
@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en && f_if.rd_en && f_if.empty) |-> $past(DUT.count+ 1'b1);
endproperty
read_pri_assert: assert property(read_pri);
read_pri_cover: cover property(read_pri);
property read_ptr;
@(posedge f_if.clk) disable iff (!f_if.rst_n) (f_if.rd_en && (DUT.count != 0)) |=> (DUT.rd_ptr == ($past(DUT.rd_ptr) + 1) % f_if.FIFO_DEPTH);
@(poseage re-
endproperty
endproperty
read_ptr_assert: assert property(read_ptr);
read_ptr_assert: assert property(read_ptr);
 oroperty write_ptr;
@(posedge f_if.clk) disable iff (!f_if.rst_n) (f_if.wr_en && (DUT.count < f_if.FIFO_DEPTH)) |=> (DUT.wr_ptr -= ($past(DUT.wr_ptr) + 1) % f_if.FIFO_DEPTH);
write_ptr_assert: assert property(write_ptr);
write_ptr_cover: cover property(write_ptr);
```

VII. Questa snippets

1. Report of the results

```
UMN_INFO verilog_src/questa_uum_pkg-1.2/src/questa_uvm_pkg.sv(277) 8 0: reporter [Questa_UVM] QUESTA_UVM-1.2.3

UMN_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) 8 0: reporter [Questa_UVM] questa_uvm::init(all)

UMN_INFO Sto : reporter [RUST3] Running test !FIO_test.

UMN_INFO Sto : reporter [RUST3] Running test !FIO_test.sv(28) 8 0: uvm_test_top [run_phase] Reset Asserted

**Consta_UVM_INFO Storter Recording_defail' to off:

**uvm_config_dbe(uVm_bisterream_t)::set(unil)."", "recording_defail", 0):


**uvm_config_dbe(uVm_bisterream_t)::set(unil).", "recording_defail", 0):

**uvm_config_dbe(uVm_bisterream_t):set(unil).", "recording_defail", 0):


**uvm_config_dbe(uvm_bister
```

2. Each UVM sequence waveform


Write and read sequence




Write only sequence




Read only sequence




> Write then read sequence



> Full sequence



> Empty sequence



3. Coverage snippets


Assertions passed

	/FIFO_empty_sequence_pkg::FIFO_empty_sequence::body/#ublk#67718807#	Immediate	SVA	on	0	1	-	-	-	-	off	assert (randomize())	/
	/FIFO_empty_sequence_pkg::FIFO_empty_sequence::body/#ublk#67718807#	Immediate	SVA	on	0	1	-	-	-	-	off	assert (randomize())	1
	/FIFO_full_sequence_pkg::FIFO_full_sequence::body/#ublk#123788807#15/im	Immediate	SVA	on	0	1	-	-	-		off	assert (randomize())	1
	/FIFO_full_sequence_pkg::FIFO_full_sequence::body/#ublk#123788807#26/im	Immediate	SVA	on	0	1	-	-	-		off	assert (randomize())	1
	/FIFO_write_then_read_sequence_pkg::FIFO_write_then_read_sequence::bod	Immediate	SVA	on	0	1	-	-	-	-	off	assert (randomize())	1
4	/FIFO_write_then_read_sequence_pkg::FIFO_write_then_read_sequence::bod	Immediate	SVA	on	0	1	-	-	-	-	off	assert (randomize())	1
	/FIFO_write_only_sequence_pkg::FIFO_write_only_sequence::body/#ublk#392	Immediate	SVA	on	0	1	-	-	-	-	off	assert (randomize())	/
	/FIFO_read_only_sequence_pkg::FIFO_read_only_sequence::body/#ublk#1805	Immediate	SVA	on	0	1	-	-	-	-	off	assert (randomize())	1
	/FIFO_write_read_sequence_pkg::FIFO_write_read_sequence::body/#ublk#33	Immediate	SVA	on	0	1	-	-	-		off	assert (randomize())	1
	▲ /FIFO_top/DUT/FIFO_SVA_INSTA/reset_assert	Immediate	SVA	on	0	1	-	-	-		off	assert (!DUT.wr_ptr&!DUT.rd_ptr&	1
	▲ /FIFO_top/DUT/FIFO_SVA_INSTA/full_flag_assert	Immediate	SVA	on	0	1	-	-	-	-	off	assert (f_if.full&~f_if.empty&~f_if	1
- 7	/FIFO_top/DUT/FIFO_SVA_INSTA/almostfull_flag_assert	Immediate	SVA	on	0	1	-	-	-	-	off	assert (f_if.almostfull&~f_if.empty	1
- 4	/FIFO_top/DUT/FIFO_SVA_INSTA/empty_flag_assert	Immediate	SVA	on	0	1	-	-	-		off	assert (f_if.empty&~f_if.almostem	1
	▲ /FIFO_top/DUT/FIFO_SVA_INSTA/almostempty_flag_assert	Immediate	SVA	on	0	1	-	-	-	-	off	assert (f_if.almostempty&~f_if.em	1
-	▲ /FIFO_top/DUT/FIFO_SVA_INSTA/overflow_flag_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge f_if.clk) disable	1
-	▲ /FIFO_top/DUT/FIFO_SVA_INSTA/underflow_flag_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge f_if.clk) disable	1
-	▲ /FIFO_top/DUT/FIFO_SVA_INSTA/wr_ack_high_flag_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge f_if.clk) disable	1
-	/FIFO_top/DUT/FIFO_SVA_INSTA/wr_ack_low_flag_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge f_if.clk) disable	
-	/FIFO_top/DUT/FIFO_SVA_INSTA/write_op_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge f_if.clk) disable	1
-	↓ /FIFO_top/DUT/FIFO_SVA_INSTA/read_op_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge f_if.clk) disable	1
-	/FIFO_top/DUT/FIFO_SVA_INSTA/write_pri_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge f_if.clk) disable	1
-	▲ /FIFO_top/DUT/FIFO_SVA_INSTA/read_pri_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge f_if.clk) disable	1
-	↓ /FIFO_top/DUT/FIFO_SVA_INSTA/read_ptr_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge f_if.clk) disable	1
-	/FIFO_top/DUT/FIFO_SVA_INSTA/write_ptr_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge f_if.clk) disable	1

Cover directives

Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Induded	Memory	Peak Memory	Peak Memory Time	Cumulative Threads
/FIFO_top/DUT/FIFO_SVA_INSTA/reset_cover	SVA	1	Off	301	1	Unli	. 1	100%		-	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/full_flag_cover	SVA	1	Off	1568	1	Unli	1	100%		■	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/almostfull_flag_cov	SVA	1	Off	1858	1	Unli	. 1	100%		■	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/empty_flag_acover	SVA	1	Off	320	1	Unli	. 1	100%		■ ✓	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/almostempty_flag	SVA	√	Off	244	1	Unli	1	100%		■ ✓	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/overflow_flag_cov	SVA	√	Off	12391	1	Unli	. 1	100%		■ ✓	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/underflow_flag_co	SVA	1	Off	9842	1	Unli	. 1	100%		■	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/wr_ack_high_flag	SVA	1	Off	4277	1	Unli	. 1	100%		■ ✓	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/wr_ack_low_flag_c	SVA	1	Off	12391	1	Unli	. 1	100%		■ ✓	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/write_op_cover	SVA	1	Off	3266	1	Unli	1	100%		■	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/read_op_cover	SVA	1	Off	904	1	Unli	. 1	100%		■	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/write_pri_cover	SVA	1	Off	963	1	Unli	. 1	100%		■	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/read_pri_cover	SVA	1	Off	32	1	Unli	. 1	100%		I	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/read_ptr_cover	SVA	√	Off	2846	1	Unli	1	100%		■ ✓	0	0	0 ns	0
/FIFO_top/DUT/FIFO_SVA_INSTA/write_ptr_cover	SVA	1	Off	4277	1	Unli	1	100%		•	0	0	0 ns	. 0

Covergroups



If signals toggle

```
Toggles - by instance (/FIFO_top/f_if)
                                                                                                               Toggle 🗸 🗶 E
= sim:/FIFO_top/f_if

✓ almostempty

√ almostfull

    √ clk
   data_in
   data out
    empty
    √ full
    ✓ overflow
    ✓ rd_en
    ✓ rst_n

✓ underflow

    √ wr_ack
    √ wr_en
```

Branch coverage


Statement coverage

VIII. Do File and source files

```
vlib work
vlog -f src_FIFO_files.txt -mfcu +define+SIM +cover
vsim -voptargs=+acc work.FIFO_top -classdebug -uvmcontrol=all -cover
add wave /FIFO_top/f_if/*
coverage save FIFO_top.ucdb -onexit
run -all
quit -sim
vcover report FIFO_top.ucdb -details -annotate -all -output FIFO_coverage_rpt.txt
```

```
src_FIFO_files - Notepad
File Edit Format View Help
FIFO.sv
FIFO_agent.sv
FIFO_config.sv
FIFO_coverage.sv
FIFO driver.sv
FIFO env.sv
FIFO if.sv
FIFO_monitor.sv
FIFO_reset_sequence.sv
FIFO_write_read_sequence.sv
FIFO_write_then_read_sequence.sv
FIFO_write_only_sequence.sv
FIFO_read_only_sequence.sv
FIFO full sequence.sv
FIFO empty sequence.sv
FIFO_scoreboard.sv
FIFO_sequencer.sv
FIFO_seq_item.sv
FIFO_SVA.sv
FIFO_test.sv
FIFO_top.sv
```

IX. Full wave of FIFO



X. FIFO Coverage report

1. Code coverage

> Branch coverage

Branch Coverage:					
Enabled Coverage	Bins	Hits	Misses	Coverage	
Branches	25	25	0	100.00%	
	====Branch De	tails====			

Branch Coverage for instance /FIFO_top/DUT

> Statement coverage

Statement Coverage:					
Enabled Coverage	Bins	Hits	Misses	Coverage	
Statements	27	27	0	100.00%	
	===Statement	Details=			
Statement Coverage for instan	ce /FIFO_top	/DUT			

> Toggle coverage

Toggle Coverage:					
Enabled Coverage	Bins	Hits	Misses	Coverage	
Toggles	86	86	0	100.00%	
	===Toggle De	tails====			=====
Toggle Coverage for instance	/FIFO_top/f_	if			

2. Assertions coverage

Assertions passed

=== Instance: /FIFO_top/DUT/FIFO_SVA_INSTA === Design Unit: work.FIFO_SVA

Assertion Coverage: 15 15 0 100.00% File(Line) Failure Pass Name Count Count Count /FIFO_top/DUT/FIFO_SVA_INSTA/reset_assert FIFO_SVA.sv(6) /FIFO_top/DUT/FIFO_SVA_INSTA/FULl_flag_assert FIFO_SVA.sv(14) /FIFO_top/DUT/FIFO_SVA_INSTA/almostfull_flag_assert FIFO_SVA.sv(19) /FIFO_top/DUT/FIFO_SVA_INSTA/empty_flag_assert FIFO_SVA.sv(24) 1 /FIFO_top/DUT/FIFO_SVA_INSTA/almostempty_flag_assert FIFO_SVA.sv(29)
/FIFO_top/DUT/FIFO_SVA_INSTA/overflow_flag_assert 1 FIFO_SVA.sv(39) /FIFO_top/DUT/FIFO_SVA_INSTA/underflow_flag_assert FIFO_SVA.sv(45) /FIFO_top/DUT/FIFO_SVA_INSTA/wr_ack_high_flag_assert 1 FIFO_SVA.sv(51)

/FIFO_top/DUT/FIFO_SVA_INSTA/wr_ack_low_flag_assert
FIFO_SVA.sv(57) /FIFO_top/DUT/FIFO_SVA_INSTA/write_op_assert FIFO_SVA.sv(63)
/FIFO_top/DUT/FIFO_SVA_INSTA/read_op_assert FIFO_SVA.sv(69) /FIFO_top/DUT/FIFO_SVA_INSTA/write_pri_assert FIFO_SVA.sv(75) 1 /FIFO_top/DUT/FIFO_SVA_INSTA/read_pri_assert FIFO_SVA.sv(81)
/FIFO_top/DUT/FIFO_SVA_INSTA/read_ptr_assert 1 FIFO_SVA.sv(87) /FIFO_top/DUT/FIFO_SVA_INSTA/write_ptr_assert FIFO_SVA.sv(93) 1 Branch Coverage:

Cover directives

Directive Coverage:				
Directives	15	15	0	100.00%

DIRECTIVE COVERAGE:					
Name	Design Unit		Lang F	ile(Line) H	its Status
/FIFO_top/DUT/FIFO_SVA_INSTA/reset_cover /FIFO_top/DUT/FIFO_SVA_INSTA/full_flag_c		VA Verilog	g SVA	FIFO_SVA.sv(7)	301 Covered
			g SVA	FIFO_SVA.sv(15)	1568 Covered
/FIFO_top/DUT/FIFO_SVA_INSTA/almostfull_			- 61/1	FIFO SVA.sv(20)	10E0 Cavanad
/FIFO top/DUT/FIFO SVA INSTA/empty flag		AN AGUITOR	3 SVA	F1FU_SVA.SV(20)	1030 Covereu
//1/0_cop/bo///1/0_5VA_1N5/A/cmpty_/148_		VA Verilos	z SVA	FIFO SVA.sv(25)	320 Covered
/FIFO_top/DUT/FIFO_SVA_INSTA/almostempty			•	- ' '	
	FIFO_S	VA Verilog	g SVA	FIFO_SVA.sv(30)	244 Covered
/FIFO_top/DUT/FIFO_SVA_INSTA/overflow_fl					
(FIELD 1 (DUT (FIELD CMA THETA (1 63 6			g SVA	FIFO_SVA.sv(40)	12391 Covere
/FIFO_top/DUT/FIFO_SVA_INSTA/underflow_f			, SVA	FIFO SVA.sv(46)	9842 Covered
/FIFO top/DUT/FIFO SVA INSTA/wr ack high			5 JVA	1110_344.34(40)	JO42 COVETEU
, , ,			g SVA	FIFO_SVA.sv(52)	4277 Covered
/FIFO_top/DUT/FIFO_SVA_INSTA/wr_ack_low_	flag_co	ver			
		VA Verilog	g SVA	FIFO_SVA.sv(58)	12391 Covere
/FIFO_top/DUT/FIFO_SVA_INSTA/write_op_co				(
/FIFO + /DIT /FIFO SVA INSTA/		VA Verilog	g SVA	FIFO_SVA.sv(64)	3266 Covered
/FIFO_top/DUT/FIFO_SVA_INSTA/read_op_cov		VA Verilo	ς SVΔ	FIFO SVA.sv(70)	904 Covered
/FIFO top/DUT/FIFO SVA INSTA/write pri c	_	*** ********	, ,,,,,	1110_314.31(70)	304 6076164
, ,		VA Verilog	g SVA	FIFO_SVA.sv(76)	963 Covered
/FIFO_top/DUT/FIFO_SVA_INSTA/read_pri_co	ver				
		VA Verilog	g SVA	FIFO_SVA.sv(82)	32 Covered
/FIFO_top/DUT/FIFO_SVA_INSTA/read_ptr_co			5144	ETEO (144 (00)	2046 6
/FIFO ton/DUT/FIFO SVA INSTA/unito ntn	_	va verilog	g SVA	FIFO_SVA.sv(88)	2846 Covered
/FIFO_top/DUT/FIFO_SVA_INSTA/write_ptr_c		VA Venile	, SVA	FIFO SVA.sv(94)	1277 Covered
	1110_3	AM ASILITOR	5 JVA	1110_3VA.SV(34)	42// Covereu

3. Functional coverage

Covergroup Coverage:

Covergroups 1 na na 100.00%
Coverpoints/Crosses 23 na na na na
Covergroup Bins 70 70 0 100.00%

	70 70					
Covergroup		Metric	Goal	Bins	Status	
		400.000	400			
TYPE /FIFO_coverage_pkg/FIFO_cover	age/FIFU_cvgr	100.00%	100 70 70 100 100	-	Covered	
covered/total bins:		/0	70	-		
missing/total bins:			70	-		
% Hit:		100.00%	100	-		
Coverpoint wr_en_cp		100.00%	100	-	Covered	
covered/total bins:		2	2	-		
missing/total bins:		0	100 1	-		
% Hit:		100.00%	100	-		
bin auto[0]		13042	1	_	Covered	
bin auto[1]		17002	1	-	Covered	
Coverpoint rd_en_cp		100.00%	1 100 2	-	Covered	
covered/total bins:		2	2	-		
missing/total bins:		0	2	-		
% Hit:		100.00%	100	-		
bin auto[0]		17078	100 1	_	Covered	
bin auto[1]		12966	1	_	Covered	
Coverpoint full_cp		100.00%	1 100 2	_	Covered	
covered/total bins:		2	2	_		
missing/total bins:		9	2	_		
% Hit:		100.00%	100 1	_		
bin auto[0]		15911	1	_	Covered	
bin auto[1]		1/1133	1	_	Covered	
Coverpoint empty_cp		100 000	1 100 2	_	Covered	
covered/total bins:		100.00%	100	_	Covereu	
missing/total bins:		0	2	-		
% Hit:		100 000	100	_		
		100.002	100	-	C	
bin auto[0]		19/80	1	-	Covered	
bin auto[1]		10264	1	-	Covered	
Coverpoint almostfull_cp		100.00%	1 100 2	-	Covered	
covered/total bins:		2	2	-		
missing/total bins:		0	2	-		
% Hit:		100.00%	100	-		
bin auto[0]		26983	100	-	Covered	
bin auto[1]					Covered	
Coverpoint almostempty_cp		100.00%	100	-	Covered	
covered/total bins:		2	2	-		
missing/total bins:						
% Hit:		100.00%	100	-		
bin auto[0]		29712	100 1	-	Covered	
bin auto[1]		332	1		Covered	
C		100 000	100		C	
oz., 0000[2]						
Coverpoint overflow_cp		100.00%		_	Covered	
covered/total bins:						
missing/total bins:		2	2 2	_		
% Hit:		100.00%	100	_		
			100	-	Covered	
bin auto[0]		16683		-	Covered Covered	
bin auto[1]		13361 100.00%	100	-	Covered	
Coverpoint underflow_cp			100	-	Covered	
covered/total bins:		2	2 2	-		
missing/total bins:				-		
% Hit:		100.00%				
bin auto[0]		20089		-	Covered	
bin auto[1]		9955			Covered	
Coverpoint wr_ack_cp		100.00%			Covered	
covered/total bins:		2	2 2	-		
missing/total bins:			2	-		
% Hit:		100.00%		-		
bin auto[0]		25720	1	-	Covered	
bin auto[1]		4324	1	-	Covered	
Cross wr_full		100.00%		-	Covered	
covered/total bins:		4	4	-		
missing/total bins:		6	4			
% Hit:		100.00%	100	-		
Auto, Default and User Defi	ned Bins:					
bin <auto[1],auto[1]></auto[1],auto[1]>		13104	1	_	Covered	
bin <auto[0],auto[1]></auto[0],auto[1]>		1029		_	Covered	
bin <auto[1],auto[0]></auto[1],auto[0]>		3898	1	-	Covered	
bin <auto[0],auto[0]></auto[0],auto[0]>		12013	. 1	-	Covered	
Cross wr_empty		100.00%	100	_	Covered	
covered/total bins:		4	4	_		
missing/total bins:		ē		_		
% Hit:		100.00%		_		
Auto, Default and User Defi	ned Bins:	130.00%	100	_		
bin <auto[1],auto[1]></auto[1],auto[1]>	nea Dins.	170	1		Covered	
bin <auto[1],auto[1]></auto[1],auto[1]>		10094			Covered	
		16832			Covered	
bin <auto[1],auto[0]></auto[1],auto[0]>						
bin <auto[0],auto[0]></auto[0],auto[0]>		2948			Covered	
Cross wr_almostfull		100.00%			Covered	
covered/total bins:		4				
missing/total bins:						
% Hit:		100.00%	100	-		
Auto, Default and User Defi	ned Bins:					
bin <auto[1],auto[1]></auto[1],auto[1]>		1993			Covered	
bin <auto[0],auto[1]></auto[0],auto[1]>		1068			Covered	
bin <auto[1],auto[0]></auto[1],auto[0]>		15009			Covered	
bin <auto[0],auto[0]></auto[0],auto[0]>		11974		-	Covered	
		100 000	100		C	

Cross wr_almostempty	100.00%	100 4	- Covered
covered/total bins: missing/total bins:	9	4	-
% Hit:	100.00%	100	_
Auto, Default and User Defined Bins:	100100%	200	
bin <auto[1],auto[1]></auto[1],auto[1]>	262	1	 Covered
bin <auto[0],auto[1]></auto[0],auto[1]>	70	1	 Covered
bin <auto[1],auto[0]></auto[1],auto[0]>	16740	1	 Covered
bin <auto[0],auto[0]></auto[0],auto[0]>	12972	1	 Covered
Cross wr_overflow	100.00%	100	 Covered
covered/total bins:	3	3	-
missing/total bins: % Hit:	0 100.00%	3 100	-
Auto, Default and User Defined Bins:	100.00%	100	-
bin <auto[1],auto[1]></auto[1],auto[1]>	13361	1	- Covered
bin <auto[1],auto[0]></auto[1],auto[0]>	3641	1	- Covered
bin <auto[0],auto[0]></auto[0],auto[0]>	13042	1	- Covered
Illegal and Ignore Bins:			
ignore_bin wr_en0_overflow1	0		- ZERO
Cross wr_underflow	100.00%	100	 Covered
covered/total bins:	4	4	-
missing/total bins:	0	4	-
% Hit:	100.00%	100	-
Auto, Default and User Defined Bins:			
bin <auto[1],auto[1]></auto[1],auto[1]>	39	1	- Covered
bin <auto[0],auto[1]></auto[0],auto[1]>	9916	1	- Covered
bin <auto[1],auto[0]></auto[1],auto[0]>	16963	1	- Covered
bin <auto[0],auto[0]> Cross wr_wr_ack</auto[0],auto[0]>	3126 100.00%	100	 Covered Covered
covered/total bins:	3	3	- Covered
missing/total bins:	0	3	_
% Hit:	100.00%	100	-
Auto, Default and User Defined Bins:	200100%	200	
bin <auto[1],auto[1]></auto[1],auto[1]>	4324	1	 Covered
bin <auto[1],auto[0]></auto[1],auto[0]>	12678	1	 Covered
bin <auto[0],auto[0]></auto[0],auto[0]>	13042	1	 Covered
Illegal and Ignore Bins:			
ignore_bin wr_en0_wr_ack1	0		- ZERO
Cross rd_full	100.00%	100	 Covered
covered/total bins:	3	3	-
missing/total bins:	0	3	-
% Hit:	100.00%	100	-
Auto, Default and User Defined Bins: bin <auto[1],auto[0]></auto[1],auto[0]>	12966	1	- Covered
bin <auto[1],auto[0]></auto[1],auto[0]>	14133	1	- Covered
bin <auto[0],auto[0]></auto[0],auto[0]>	2945	1	- Covered
Illegal and Ignore Bins:	2545	-	covered
ignore_bin_rd_en1_full1	0		- ZERO
- g <u>_</u> <u>_</u>	-		
Construction of the control of the c	100.000	100	Coursed
Cross rd_empty covered/total bins:	100.00%	100	- Covered
missing/total bins:	9	4	-
% Hit:	100.00%	100	-
Auto, Default and User Defined Bins:			
bin <auto[1],auto[1]></auto[1],auto[1]>	10071	1	- Covered
bin <auto[0],auto[1]></auto[0],auto[1]>	193	1	- Covered
bin <auto[1],auto[0]></auto[1],auto[0]>	2895 16885	1	- Covered - Covered
bin <auto[0],auto[0]> Cross rd_almostfull</auto[0],auto[0]>	100.00%	100	- Covered
covered/total bins:	4	4	-
missing/total bins:	0	4	-

Cross rd_empty	100.00%	100	-	Covered
covered/total bins:	4	4	-	
missing/total bins:	0	4	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1]></auto[1],auto[1]>	10071	1	-	Covered
bin <auto[0],auto[1]></auto[0],auto[1]>	193	1	-	Covered
bin <auto[1],auto[0]></auto[1],auto[0]>	2895	1	-	Covered
bin <auto[0],auto[0]></auto[0],auto[0]>	16885	1	-	Covered
Cross rd_almostfull	100.00%	100	-	Covered
covered/total bins:	4	4	-	
missing/total bins:	0	4	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1]></auto[1],auto[1]>	2029	1	-	Covered
bin <auto[0],auto[1]></auto[0],auto[1]>	1032	1	-	Covered
bin <auto[1],auto[0]></auto[1],auto[0]>	10937	1	-	Covered
bin <auto[0],auto[0]></auto[0],auto[0]>	16046	1	-	Covered
Cross rd_almostempty	100.00%	100	-	Covered
covered/total bins:	4	4	-	
missing/total bins:	0	4	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1]></auto[1],auto[1]>	104	1	-	Covered
bin <auto[0],auto[1]></auto[0],auto[1]>	228	1	-	Covered
bin <auto[1],auto[0]></auto[1],auto[0]>	12862 16850	1		Covered Covered
bin <auto[0],auto[0]></auto[0],auto[0]>	100.00%	100		Covered
Cross rd_overflow covered/total bins:	100.00%	4		Covered
	9	4	-	
missing/total bins: % Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:	100.00%	100	-	
bin <auto[1],auto[1]></auto[1],auto[1]>	1230	1		Covered
bin <auto[1],auto[1]></auto[1],auto[1]>	12131	1		Covered
bin <auto[0],auto[0]></auto[0],auto[0]>	11736	1		Covered
bin <auto[0],auto[0]></auto[0],auto[0]>	4947	1	_	Covered
Cross rd underflow	100.00%	100		Covered
covered/total bins:	3	3		Covered
missing/total bins:	9	3		
% Hit:	100.00%	100	_	
Auto, Default and User Defined Bins:	100.00%	100		
bin <auto[1],auto[1]></auto[1],auto[1]>	9955	1	_	Covered
bin <auto[1],auto[0]></auto[1],auto[0]>	3011	1	_	Covered
bin <auto[0],auto[0]></auto[0],auto[0]>	17078	1	_	Covered
Illegal and Ignore Bins:	17070	-		coverca
ignore_bin_rd_en0_underflow1	0		_	ZERO
Cross rd wr ack	100.00%	100	_	Covered
		4	_	
covered/total bins:	4			
covered/total bins: missing/total bins:	4 0	4	_	
<pre>covered/total bins: missing/total bins: % Hit:</pre>	-	4 100		
missing/total bins: % Hit:	ø		-	
missing/total bins: % Hit: Auto, Default and User Defined Bins:	100.00%	100		Covered
missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1]></auto[1],auto[1]>	0 100.00% 1029		-	Covered Covered
missing/total bins: % Hit: Auto, Default and User Defined Bins:	100.00%	100	-	Covered Covered Covered

XI. Assertions table

Feature	Assertion	
Whenever the reset asserted, count and pointers reset to zero	if(!f_if.rst_n) begin reset_assert: assert final(!DUT.wr_ptr && !DUT.rd_ptr && !DUT.count);	
Whenever count is equal to fifo_depth, FIFO is full	if(f_if.rst_n && (DUT.count== f_if.FIFO_DEPTH)) begin full_flag_assert: assert final(f_if.full && !f_if.empty && !f_if.almostempty && !f_if.almostfull);	
Whenever count is equal to fifo_depth – 1, FIFO is almost full	<pre>if(f_if.rst_n && (DUT.count== f_if.FIFO_DEPTH-1)) begin almostfull_flag_assert: assert final(f_if.almostfull && !f_if.empty && !f_if.almostempty && !f_if.full);</pre>	
Whenever count is equal to zero, FIFO is empty	if(f_if.rst_n && (DUT.count== 0)) begin empty_flag_assert: assert final(f_if.empty && !f_if.almostempty && !f_if.full && !f_if.almostfull);	
Whenever count is equal to 1, FIFO is almost empty	if(f_if.rst_n && (DUT.count== 1)) begin almostempty_flag_assert: assert final(f_if.almostempty && !f_if.empty && !f_if.full && !f_if.almostfull);	
Whenever FIFO is full and wr_en is high, overflow occurs	@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.full && f_if.wr_en) => f_if.overflow;	
Whenever FIFO is empty and rd_en is high, underflow occurs	@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.empty && f_if.rd_en) => f_if.underflow;	
Whenever FIFO is not full and wr_en is high, wr_ack is high	@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en && DUT.count< f_if.FIFO_DEPTH) => f_if.wr_ack;	

Whenever FIFO is full and wr_en is high, wr_ack is zero	@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en && f_if.full) => !f_if.wr_ack;
Whenever wr_en is high, rd_en is low and FIFO is not full, write operation occurs	@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en && !f_if.rd_en && !f_if.full) => \$past(DUT.count+ 1'b1);
Whenever wr_en is low, rd_en is high and FIFO is not empty, read operation occurs	@(posedge f_if.clk) disable iff(!f_if.rst_n) (!f_if.wr_en && f_if.rd_en && !f_if.empty) => (DUT.count+ 1'b1);
Whenever wr_en is high, rd_en is high and FIFO is not empty, read operation takes place	@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en && f_if.rd_en && f_if.full) => (DUT.count+ 1'b1);
Whenever wr_en is high, rd_en is high and FIFO is empty, write operation takes place	@(posedge f_if.clk) disable iff(!f_if.rst_n) (f_if.wr_en && f_if.rd_en && f_if.empty) => \$past(DUT.count+ 1'b1);
Whenever rd_en is high and FIFO is not empty, Read pointer increases	@(posedge f_if.clk) disable iff (!f_if.rst_n) (f_if.rd_en && (DUT.count != 0)) => (DUT.rd_ptr == (\$past(DUT.rd_ptr) + 1) % f_if.FIFO_DEPTH);
Whenever wr_en is high and FIFO is not full, Write pointer increases	@(posedge f_if.clk) disable iff (!f_if.rst_n) (f_if.wr_en && (DUT.count < f_if.FIFO_DEPTH)) => (DUT.wr_ptr == (\$past(DUT.wr_ptr) + 1) % f_if.FIFO_DEPTH);