

# *Mips instructions*

## **BLEZ** instruction

Branch if less than or equal to  
zero

# Description:

- (BLEZ) is mips instruction that jump to (go to) specific label (determined address) if a given register (rs) is less than or equal to 0 ( $rs \leq 0$ )

# Format:

- Operation code (op code) : 000110
- 000110 (6) blez rs , label ----→ branch if less than or equal to zero

# Working principle


- This instruction take a register (operand one) and compare it to zero registrar (build in operand two)
- did this register less than or equal to 0 .....
- the result of this comparison is true or false (0 or 1)
- If **true result** going to a specific label (address) and execute the commands there
- If **false result** continue execute another commands (the commands out of condition outline)

# Modifications:

- We modified 3 things:
- Alu modifying
- Datapath modifying
- Main decoder modifying

# Alu modifications

- *Modifying on diagram :*



# Alu modifications

- *Modifying on code :*

```
module alu(input logic [31:0] a,b,
          input logic [2:0] f,
          output logic [31:0] y,
          output logic zero,
          output logic lez);

always_comb
    case(f)
        3'b000: y=a&b;
        3'b001: y=a|b;
        3'b010: y=a+b;
        3'b011: y=0;
        3'b100: y=a+ (~b) ;
        3'b101: y=a| (~b) ;
        3'b110: y=a-b;
        3'b111:
        begin
            y=a-b;
            y=y[31]?'b1:'b0;
        end
        default: y=0;
    endcase

    assign zero =~(|y);

    assign lez=(1'b0<a[31] | a==32'b0);

endmodule
```

- *Modifying on diagram :*





# Data path modification

- *Modifying on code :*

```
1  module controller(input logic [5:0] op, funct,
2                      input logic zero,
3                      output logic memtoreg, memwrite,
4                      output logic pcsrc,
5                      output logic [1:0] alusrc,
6                      output logic regdst, regwrite,
7                      output logic jump,
8                      output logic ne,
9                      output logic [2:0] alucontrol,
10
11                      input logic lez);
12
13
14
15
16  logic [1:0] aluop;
17  logic branch;
18
19  logic blez;
20
21
22
23  maindec md(op, memtoreg, memwrite, branch,
24             alusrc, regdst, regwrite, jump, ne, aluop, blez);
25
26  aludec ad(funct, aluop, alucontrol);
27
28  logic bne_rc;
29  logic bne_g;
30  logic blez_g;
31  assign bne_rc = ne ^ zero ;
32  assign bne_g = branch & bne_rc;
33
34
35
36  assign blez_g = blez & lez;
37
38
39  assign pcsrc = blez_g | bne_g;
40
41
42
43
44  endmodule
```

*another and gate*

# Main decoder modification

- We add another op code to determine blez instruction :*

Instruction	opcode	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemtoReg	ALUOp	BLEZ
R-type	000000	1	1	0	0	0	0	10	0
lw	100011	1	0	1	0	0	1	00	0
sw	101011	0	X	1	0	1	X	00	0
beq	000100	0	X	0	1	0	X	01	0
blez	000110	0	X	0	0	0	X	01	1

# finally

- We know that there is another modifications on codes that we don't need to represent it here as these modifications are logically ....
- like passing another parameter when using modified modules or these for adding machine code for blez on meme file to do that we modified.