

slti

aludec

```
1  module aludec(input logic [5:0] funct,  
2                input logic [1:0] aluop,  
3                output logic [2:0] alucontrol);  
4  
5  always_comb  
6    case(aluop)  
7      2'b00: alucontrol <= 3'b010; // add (for lw/sw/addi)  
8      2'b01: alucontrol <= 3'b110; // sub (for beq)  
9      2'b11: alucontrol <= 3'b001;  
10     2'b10: alucontrol <= 3'b111; //slti  
11     default: case(funct) // R-type instructions  
12       6'b100000: alucontrol <= 3'b010; // add  
13       6'b100010: alucontrol <= 3'b110; // sub  
14       6'b100100: alucontrol <= 3'b000; // and  
15       6'b100101: alucontrol <= 3'b001; // or  
16       6'b101010: alucontrol <= 3'b111; // slt  
17       6'b000110: alucontrol <= 3'b011; // srlv  
18       default: alucontrol <= 3'bxxx; // ???  
19     endcase  
20   endcase  
21 endmodule
```

maindec

```
1  module maindec(input logic [5:0] op,  
2                output logic memtoreg, memwrite,  
3                output logic branch,  
4                output logic alusrc,  
5                output logic regdst, regwrite,  
6                output logic jump,  
7                output logic ne,  
8                output logic [2:0] aluop);  
9  
10 logic [10:0] controls;  
11  
12 assign {regwrite, regdst, alusrc, branch, memwrite,  
13         memtoreg, jump, aluop, ne} = controls;  
14  
15  
16 always_comb  
17   case(op)  
18     6'b000000: controls <= 11'b11000000100; // RTYPE  
19     6'b100011: controls <= 11'b10010010000; // LW  
20     6'b101011: controls <= 11'b00010100000; // SW  
21     6'b000100: controls <= 11'b00001000010; // BEQ  
22     6'b001000: controls <= 11'b10010000000; // ADDI  
23     6'b001101: controls <= 11'b10110000110; // ORI  
24     6'b000010: controls <= 11'b00000001000; // J  
25     6'b000101: controls <= 11'b00001000011; // BNQ  
26     6'b001010: controls <= 11'b11010000110; // slti  
27     6'b000110: controls <= 11'b10000000110; // srlv  
28     default: controls <= 9'bxxxxxxxx; // illegal op  
29   endcase  
30 endmodule
```

srlv

aludec

```
1 module aludec(input logic [5:0] funct,
2               input logic [1:0] aluop,
3               output logic [2:0] alucontrol);
4
5 always_comb
6     case(aluop)
7         2'b00: alucontrol <= 3'b010; // add (for lw/sw/addi)
8         2'b01: alucontrol <= 3'b110; // sub (for beq)
9         2'b11: alucontrol <= 3'b001;
10        2'b10: alucontrol <= 3'b111; //slti
11        default: case(funct) // R-type instructions
12            6'b100000: alucontrol <= 3'b010; // add
13            6'b100010: alucontrol <= 3'b110; // sub
14            6'b100100: alucontrol <= 3'b000; // and
15            6'b100101: alucontrol <= 3'b001; // or
16            6'b101010: alucontrol <= 3'b111; // slt
17            6'b000110: alucontrol <= 3'b011; // srlv
18            default: alucontrol <= 3'bxxx; // ???
19        endcase
20    endcase
21 endmodule
```

maindec

```
1 module maindec(input logic [5:0] op,
2                output logic memtoreg, memwrite,
3                output logic branch,
4                output logic alusrc,
5                output logic regdst, regwrite,
6                output logic jump,
7                output logic ne,
8                output logic [2:0] aluop);
9
10 logic [10:0] controls;
11
12 assign {regwrite, regdst, alusrc, branch, memwrite,
13        memtoreg, jump, aluop, ne} = controls;
14
15
16 always_comb
17     case(op)
18         6'b000000: controls <= 11'b11000000100; // RTYPE
19         6'b100011: controls <= 11'b10010010000; // LW
20         6'b101011: controls <= 11'b00010100000; // SW
21         6'b000100: controls <= 11'b00001000010; // BEQ
22         6'b001000: controls <= 11'b10010000000; // ADDI
23         6'b001101: controls <= 11'b10110000110; // ORI
24         6'b000010: controls <= 11'b00000001000; // J
25         6'b000101: controls <= 11'b00001000011; // BNQ
26         6'b001010: controls <= 11'b11010000110; // slti
27         6'b000110: controls <= 11'b10000000110; // srlv
28         default: controls <= 9'bxxxxxxxx; // illegal op
29     endcase
30 endmodule
```

alu

```
1 module alu(input logic [31:0] a,b,
2            input logic [2:0] f,
3            output logic [31:0] y,
4            output logic zero);
5
6
7 always_comb
8     case(f)
9         3'b000: y=a&b;
10        3'b001: y=a|b;
11        3'b010: y=a+b;
12        3'b011: y=(a>>b);
13        3'b100: y=a+ (~b);
14        3'b101: y=a| (~b);
15        3'b110: y=a-b;
16        3'b111:
17            begin
18                y=a-b;
19                y=y[31]?'b1:'b0;
20            end
21        default: y=0;
22    endcase
23
24
25    assign zero =~(|y);
26
27
28 endmodule
```