Shift Right Logical:

introduction:

MIPS also has a **shift right logical** instruction. It moves bits to the right by a number of positions less than 32. The high-order bit gets zeros and the low-order bits are discarded.

If the bit pattern is regarded as an unsigned integer, or a positive two's comp. integer, then a right shift of one bit position performs an integer divide by two. A right shift by N positions performs an integer divide by 2^N^.

the following is a machine code description for Srl:

```
srl \$rs \$rt shift
```

Recipe:

mux[] (multiplexer): It would select Read data 1(rs) if we're not doing a shift operation, and it would select(rt) if we are doing a shift operation.

branch Instruction: we would need to branch Instruction[10:6] (the shift amount) off of Instruction[15:0], and Instruction[10:6] would then be fed into the other port of the ALU

implementation:

option (shift)	operation
0	output of mux[1] equals not doing a shift
1	output of mux[1] equals doing a shift operation.

schmatic


Control Unit
Jump
Halt
Jau
b
Dp
Funct
MemToReg
MemWr
Branch
AluCtrl
AluSrc
RegDst
RegWrite
opcode
instr[31:26]
regfile[rs]
instr[25:21]
PC
Instr
instruction memory
rs
instr[25:21]
rt
instr[20:16]
Register file
A1
A2
A3
WD3
RD1
RD2
WE3
CLK
Zero
Data Memo
A
RD
WE
WD
31:0
15:0
7:0
NAME=DATA_MEMO
sign extend
PC+4
4
instr[15:0]
sign extend
>>2
PCbranch
>>2
Zero extend
sign extend