

Ain Shams University
Faculty of Engineering
Computer and Systems Department

CO 2 Project

PCI Slave In Verilog

Team: 31

Team Members:-

1700106
1700204
1700477
1701427
1701444

أحمد عاطف مجد سعید مجد احمد مصطفی نیازی عبدالقادر خالد طارق عبدالفتاح ابراهیم مصطفی سمیر مجد موسی مجد مصطفی محسن عبدالفتاح الدیب

Table of content:

- 1.0 Block diagrams
 - 1.1 Block diagram
 - 1.2 Block diagram with details
- 2.0 Signals description
- 3.0 Scenarios
 - 3.1 Read scenarios
 - 3.1.1 Full read scenarios
 - 3.1.2 Frame is up while reading
 - 3.1.3 CBE is changed while reading
 - 3.1.4 Read in between address
 - 3.2 Write then read scenarios
 - 3.2.1 Full read full write scenarios
 - 3.2.2 Full read full write scenarios with different byte enable
 - 3.2.3 Frame is up while writing
 - 3.2.4 Write in specific address
 - 3.3 Wrong signals scenarios
 - 3.3.1 Wrong address
 - 3.3.2 Frame wasn't asserted
- 4.0 Enhancements Made
- 5.0 Contribution

1.0 BLOCK DIAGRAMS

1.1 Block Diagram




Figure 1-BLOCK DIAGRAM

1.2 Block Diagram In Details




Figure 2-Block Diagram In Details

2.0 SIGNALS DESCRIBTION

Signal	Description			
PCI BUS Signals				
AD[31:00]	Stands for Address & Data Inout port used to transfer the address from MASTER to SLAVE and transfer Data in both directions. When the FRAME is asserted the AD port acts as input to SLAVE to check the address of the device. When the IRDY & TRDY is asserted The AD port acts as output from SLAVE in READ operation and input in WRITE operation.			
С/ВЕ	Stands for Bus Command & Byte Enables. Input port used to tell <u>SLAVE</u> what's the command operation. And to tell the <u>SLAVE</u> what bytes It's allowed to take.			
FRAME	Driven by MASTER to indicate the beginning the end of access. When FRAME is asserted the <u>SLAVE</u> take the address and the command and put them in buffers. Then the <u>SLAVE</u> goes to <i>READY</i> state waiting the <u>MASTER</u> to assert IRDY . When FRAME is 1 again SLAVE's state will be <i>IDLE</i> .			
IRDY	Stands for Initiator Ready Indicate the MASTER finished sending the address and the command and ready to send or get Data.			
TRDY	Stands for Target Ready Indicate the <u>SLAVE</u> ability to get or send data.			
DEVSEL	Stands for DEVICE SELECT Indicate that the <u>SLAVE</u> has known that it's been selected.			
CLK	Stands for Clock. The device responds to <u>MASTER</u> signals on CLK negative edge.			
RST	Stands for Reset When asserted the <u>SLAVE</u> return to <i>IDLE</i> state			
	MASTER – Test Bench Signals			
din	Stands for Direct Input			

	Used in test bench in assign the value of AD when the AD acts as input signal.		
	Stands for Command Buffer		
	Used in test bench to save the operation command when		
cbuffer	IRDY is asserted.		
	We do this we prevent the conflict between byte enable		
	and command in C/BE signal in <i>WRITE</i> operation		
mem	SLAVE'S memory consists of 4 registers.		
stack	A memory used to save the data in <u>SLAVE's</u> memory before		
	writing.		
address	A buffer to save the address from AD in <i>READY</i> state.		
command	A buffer to save the address from C/BE in <i>READY</i> state.		
Parameters			
Command Parameters			
READ_CMD	Equal in binary 0010. Used to recognize the read command.		
WRITE_CMD	Equal in binary 0011. Used to recognize the write command.		
State Parameters			
	Equal in binary 000		
IDLE	The original state. The <u>SLAVE</u> waits the <u>MASTER</u> to assert		
	FRAME.		
	Equal in binary 111.		
READY	The <u>SLAVE</u> waits the <u>MASTER</u> to assert IRDY to catch address		
	and the command. And to indicate the next state.		
READ	Equal in binary 001.		
	MASTER reads <u>SLAVE's</u> memory.		
	Equal in binary 101.		
PREWRITE	<u>SLAVE</u> indicates whether it needs to transfer data to stack or		
	not.		
WRITE	Equal in binary 010.		
	MASTER writes in <u>SLAVE's</u> memory in this state.		
	Equal in binary 011.		
STACK	In this state the <u>SLAVE</u> transfer the existing data in memory		
	to stack to not lose them.		
	Equal in binary 100.		
END	The last state used after READ & WRITE operation the SLAVE		
	return into <i>IDLE</i> state after it.		

SLAVE Signals			
state	Used in <u>SLAVE</u> controller to save the current state.		
i	Used in <u>SLAVE</u> controller to read the all data in Memory When <u>MASTER</u> <i>READ</i> every word , i increases 1.		
j	Used in SLAVE controller to transfer the current data in memory to the stack. When word transfer from memory to stack, j increases 1.		
k	Used in <u>SLAVE</u> controller to write the all data in Memory When MASTER <i>WRITE</i> every word , k increases 1.		
b	Stands for Base Used to not write on the same word in stack again.		

3.0 SCENARIOS

SLAVE memory Content




Figure 3-Memory content

ex.mem file is used to initiate the content of the memory.

Figure 3 shows the content in the memory.

3.1 READ Scenarios

3.1.1 Full Read Scenario



Figure 4- Full Read Scenario Timing Diagram

In this scenario the MASTER reads the 4 bits of the SLAVE's memory. First the MASTER sends the address and the command then the AD converted from input to output to show the content of data as shown in figure 4.


v 400 ns 500 ns 010 10 10 10 10 (10 10 10 10 10 10 10 0000000000000001100100111000101 77777777777777 XX X X X X X X TRDY DEVSEL CLK 0000 I RST din[31:0] XXXXXXXXXXXXXXXXXX 0000000000000001100100111000101 d cbuffer[3:0] XXXX X1: 0.000 ns

3.1.2 FRAME is up while Reading

Figure 5 FRAME is up while Reading Timing Diagram

In this scenario the MASTER reads the 2 bits of the SLAVE's memory. As the FRAME goes up in the clock no 6.

First the MASTER sends the address and the command then the AD converted from input to output to show the content of data as shown in figure 5. Then the SLAVE goes into IDLE state waiting the FRAME to be low again.



3.1.3 CBE is changed while Reading

Figure 6 CBE is changed while Reading Timing Diagram

In this scenario the MASTER reads the 4 bits of the SLAVE's memory. There's no effect from changing the C/BE while reading. SLAVE ignored it. First the MASTER sends the address and the command then the AD converted from input to output to show the content of data as shown in figure 6.

Name | V | 100 ns | 100 ns | 200 ns | 300 ns | 400 ns | 500 ns | 700 ns | 300 ns | 100 ns | 100 ns | 200 ns | 300 ns | 400 ns | 500 ns | 500 ns | 700 ns | 300 ns | 100 ns | 100 ns | 200 ns | 300 ns | 400 ns | 500 ns | 700 ns | 300 ns | 300 ns | 400 ns | 700 ns | 300 ns | 400 ns | 700 ns | 300 ns | 400 ns | 700 ns | 300 ns | 400 ns | 700 ns | 300 ns | 400 ns | 700 ns | 300 ns | 400 ns | 700 ns | 300 ns | 400 ns | 700 ns | 300 ns | 400 ns | 700 ns | 300 ns | 400 ns | 4

3.1.4 Read in between address

Figure 7 Read in between address Timing Diagram

In this scenario the MASTER reads the last 2 bits of the SLAVE's memory. First the MASTER sends the address of register #3 and the command then the AD converted from input to output to show the content of data as shown in figure 7.

3.2 WRITE Then READ Scenarios

3.2.1 Full Read Full Write Scenario

Figure 8 Full Read Full Write Scenario Timing Diagram

In this scenario the MASTER writes the 4 bits of the SLAVE's memory. Then Read the content of the memory.

figure 8 shows that the TRDY signal is Up for 3 clock cycles. Because SLAVE is transferring the existing data in memory into its stack. Then FRAME is up to announce the end of writing then is lowed again to begin reading the content of data




Figure 9 the content of memory after writing Timing Diagram

Figure 9 show the read operation of the memory after writing.

3.2.2 Full Read Full Write Scenario with different Byte Enable




Figure 10 the new content of memory

In this scenario we need to make memory as shown in figure 10. To show the effect of byte enable.



Figure 11 2 Full Read Full Write Scenario with different Byte Enable Timing Diagram

In this scenario the MASTER writes the 4 bits of the SLAVE's memory. Then Read the content of the memory.

Figure 11 shows that the Data in AD port is identical we just changed the byte enable signal in C/BE.




Figure 12 the content of memory after writing Timing Diagram

Figure 12 shows the read operation of the memory after writing.

We can see that the only written bits is the bits we enabled in write operation.

3.2.3 FRAME is up while WRITING



Figure 13 FRAME is up while WRITING Timing Diagram

Figure 13 shows that in this scenario the MASTER writes only 1 bits of the SLAVE's memory after that FRAME goes high so the write stops. Then MASTER Read the content of the memory.




Figure 14 the content of memory after writing Timing Diagram

Figure 14 shows the content of the memory. Only the first register has been written.

3.2.4 Write in specific address




Figure 15 Write in specific address Timing Diagram

Figure 15 shows that in this scenario the MASTER writes only the last bit of the SLAVE's memory as the register called is the last one.

Then MASTER Read the content of the memory.




Figure 16 the content of memory after writing Timing Diagram

Figure 16 show the content of the memory.

Only last bit is written.

3.4 Wrong Signals Scenarios

3.4.1 Wrong address



Figure 17 Wrong address timing diagram

As shown in Figure 17 the SLAVE didn't lowed TRDY & DEVSEL as the address is wrong so SLAVE ignored the FRAME signal.

3.4.2 FRAME wasn't asserted



Figure 18 FRAME wasn't asserted timing diagram

In figure 18 Even the address and command are correct but the FRAME signal wasn't asserted. So SLAVE won't respond.

4.0 Enhancements Made

- Design the SLAVE as Finite State Machine.
- Transfer the data in memory into stack to not lose them.
- Call specific register address to read or write from it.

5.0 Contribution

Preparing Presentation Debugging the Code	أحمد عاطف محد سعيد محد
Preparing the Report Writing Scenarios & Test Bench	احمد مصطفى نيازى عبدالقادر
Preparing Presentation Debugging the Code	خالد طارق عبدالفتاح ابراهيم
Writing Source Code Writing Scenarios & Test Bench	مصطفی سمیر محد موسی محد
Writing Source Code Writing Scenarios & Test Bench	مصطفى محسن عبدالفتاح الديب