

# 3 GHz HDMI 5:1 Transceiver with On-Screen Display

Data Sheet ADV7627

#### **FEATURES**

5-input, 1-output HDMI transceiver HDMI support

3 GHz video support (up to  $4k \times 2k$ )

Audio return channel (ARC)

3DTV support

Content type bits

**CEC 1.4-compatible** 

**Extended colorimetry** 

Character- and icon-based on-screen display (OSD)

3D OSD overlay on all mandatory 3D formats

Support for OSD overlay on 3 GHz video formats

**High-bandwidth Digital Content Protection (HDCP 1.4)** 

HDCP repeater support: up to 127 KSVs supported

300 MHz maximum TMDS clock frequency (up to 4k × 2k)

48-/36-/30-bit Deep Color input modes supported

Ultralow jitter digital PLL (100% deskew)

TTL pixel port input

Allows digital video input to facilitate analog video support Interlaced-to-progressive converter

**HDMI** receiver for 5 input ports

3 GHz support on all inputs

Adaptive equalizer for cable lengths up to 30 meters Flexible internal EDID RAM supports dual EDIDs

Replication of either dual EDID on any input port

**5 V detect inputs** 

Hot Plug assert control outputs

#### **HDMI** transmitter

3 GHz support on transmitter outputs

**EDID data extraction** 

Hot Plug detect (HPD) inputs

Audio return channel (ARC) receiver

3 GHz color space converter (CSC)

#### Audio

**HDMI-compatible audio interface** 

8-channel audio extraction port

8-channel audio insertion port

S/PDIF (IEC 60958-compatible) digital audio input/output

Super Audio CD® (SACD) with DSD input/output interface

High bit rate (HBR) audio

Dolby® TrueHD

**DTS-HD Master Audio™** 

Full audio input and output support

#### Genera

Interrupt controller

Standard identification (STDI) circuit

Software libraries, driver, and application available

#### **APPLICATIONS**

**AVR** 

**HTiB** 

Soundbar with HDMI repeater support

Other repeater applications

#### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1.

Trademarks and registered trademarks are the property of their respective owners.

# **TABLE OF CONTENTS**

Features	
Applications	
Functional Block Diagram	
Revision History	-
General Description	:
Detailed Functional Block Diagram	4
Specifications	
Digital, HDMI, and AC Specifications	
Data and I <sup>2</sup> C Timing Characteristics	(
Power Specifications 1	,
Absolute Maximum Ratings1	4
Package Thermal Performance1	4
ESD Caution1	4
Pin Configuration and Function Descriptions1	

Power Supply Recommendations	21
Power-Up Sequence	21
Power-Down Sequence	21
Theory of Operation	22
HDMI Receiver	22
HDCP Repeater Functionality	22
Digital Audio Ports	22
On-Screen Display	22
Pixel Port Input	22
HDMI Transmitter	22
I <sup>2</sup> C Interface	22
Other Features	22
Outline Dimensions	23
Ordering Guide	23

## **REVISION HISTORY**

12/13—Revision 0: Initial Version

## **GENERAL DESCRIPTION**

The ADV7627 is a high performance, five-input, one-output, High-Definition Multimedia Interface (HDMI°) transceiver. The ADV7627 supports 3 GHz video and features one HDMI receiver, one HDMI transmitter, an audio output port, an audio input port, and a pixel port input. The ADV7627 supports all HDCP repeater functions through fully tested Analog Devices, Inc., repeater software libraries and drivers.

The HDMI receiver and transmitter in the ADV7627 support the reception and transmission of 3 GHz video formats up to  $4k \times 2k$  at 24 Hz/25 Hz/30 Hz, in addition to all mandatory HDMI 3D TV formats. The receiver and transmitter also provide support for THX\* Media Director\*.

The HDMI receiver features an integrated equalizer that ensures robust operation of the interface with cable lengths up to 30 meters. The HDMI receiver has a 768-byte volatile extended display identification data (EDID) memory, which can facilitate one or two EDIDs. Each HDMI port features dedicated 5 V detect and Hot Plug™ assert pins.

The HDMI transmitter supports audio return channel (ARC) and features an integrated HDMI CEC controller that supports capability discovery and control (CDC).

The ADV7627 offers an audio output port and an audio input port. Each audio port supports the extraction and insertion of up to eight channels of audio data out of or into the HDMI streams. HDMI audio formats, including I<sup>2</sup>S, S/PDIF, direct stream digital (DSD), and high bit rate (HBR) audio are supported.

The ADV7627 features a TTL pixel port input that facilitates the reception of digital video data from an analog front-end decoder (for example, the ADV7180, ADV7181D, or ADV7842).

The ADV7627 has an integrated on-screen display (OSD) generator that enables the creation and control of high quality character- and icon-based system status and control displays. The OSD can be overlaid on 3 GHz video formats and 3D video. Customers who are interested in using OSD are provided with Blimp, the Analog Devices OSD development tool.

The ADV7627 is provided in a space-saving, 260-ball, 15 mm  $\times$  15 mm CSP\_BGA surface-mount, RoHS-compliant package and is specified over the 0°C to 70°C temperature range.

# **DETAILED FUNCTIONAL BLOCK DIAGRAM**




Figure 2. Detailed Functional Block Diagram

# **SPECIFICATIONS**

 $AVDD\_TX = 1.8 \ V \pm 5\%, CVDD = 1.8 \ V \pm 5\%, DVDD = 1.8 \ V \pm 5\%, DVDDIO = 3.3 \ V \pm 5\%, PVDD = 1.8 \ V \pm 5\%, PVDD\_TX = 1.8 \ V \pm 5\%, TVDD = 3.3 \ V \pm 5\%, T_{MIN} \ to \ T_{MAX} = 0 ^{\circ}C \ to \ 70 ^{\circ}C.$ 

## **DIGITAL, HDMI, AND AC SPECIFICATIONS**

Table 1.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
DIGITAL INPUTS					
Input High Voltage (V <sub>H</sub> )		2			V
Input Low Voltage (V <sub>IL</sub> )				8.0	V
Input Leakage Current (I <sub>IN</sub> )		-60		+60	μΑ
Input Capacitance (C <sub>IN</sub> )				20	рF
DIGITAL INPUTS (5 V TOLERANT) <sup>1</sup>					
Input High Voltage (V <sub>H</sub> )		2.85			V
Input Low Voltage (V <sub>IL</sub> )				0.8	V
Input Leakage Current (I <sub>IN</sub> )	RXA_5V, RXB_5V, RXC_5V, RXD_5V, RXE_5V	-450		+450	μΑ
	All other 5 V tolerant digital inputs	-60		+60	μΑ
DIGITAL OUTPUTS					
Output High Voltage (V <sub>OH</sub> )		2.4			V
Output Low Voltage (Vol)				0.4	V
High Impedance Leakage Current (ILEAK)			10		μΑ
Output Capacitance (Соит)				20	рF
DIGITAL OUTPUTS (5 V TOLERANT) <sup>2</sup>					
Output High Voltage (Voн)		4.85			V
Output Low Voltage (Vol)				0.4	V
AC SPECIFICATIONS					
TMDS Input Clock Range		25		300	MHz
TMDS Output Clock Frequency		25		300	MHz

<sup>&</sup>lt;sup>1</sup> The following pins are 5 V tolerant inputs: DDC\_SCL\_RXA, DDC\_SDA\_RXA, DDC\_SCL\_RXB, DDC\_SDA\_RXB, DDC\_SCL\_RXC, DDC\_SDA\_RXC, DDC\_SCL\_RXD, DDC\_SDA\_RXD, DDC\_SCL\_RXE, DDC\_SDA\_RXE, RXA\_5V, RXB\_5V, RXC\_5V, RXD\_5V, RXE\_5V, CEC, DDC\_SCL\_TX, DDC\_SDA\_TX, TX\_HPD\_ARC-, and TX\_ARC+.

# DATA AND I<sup>2</sup>C TIMING CHARACTERISTICS

Table 2.

Parameter

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
VIDEO SYSTEM CLOCK AND XTAL						
Crystal Nominal Frequency				27.0		MHz
Crystal Frequency Stability					±50	ppm
External Clock Source		External crystal must operate at 1.8 V				
Input High Voltage	V <sub>IH</sub>	XTAL driven with external clock source	1.2			V
Input Low Voltage	V <sub>IL</sub>	XTAL driven with external clock source			0.4	V
Pixel Port Input Clock Frequency Range		Interlaced-to-progressive converter not enabled	13.5		148.5	MHz
		Interlaced-to-progressive converter enabled (480i, 576i)			13.5	MHz
Serial Port EP_SCLK Frequency					27	MHz
Audio SCLK Frequency					49.152	MHz
Audio MCLK Frequency					98.304	MHz
Audio DSD Clock Frequency					5.6448	MHz
RESET FEATURE						
Reset Pulse Width			5			ms
I <sup>2</sup> C PORTS (FAST MODE)						
xCL Frequency <sup>1</sup>					400	kHz
xCL Minimum Pulse Width High <sup>1</sup>	t <sub>1</sub>		600			ns
xCL Minimum Pulse Width Low <sup>1</sup>	t <sub>2</sub>		1.3			μs
Start Condition Hold Time	t <sub>3</sub>		600			ns
Start Condition Setup Time	t <sub>4</sub>		600			ns
xDA Setup Time <sup>2</sup>	<b>t</b> <sub>5</sub>		100			ns
xCL and xDA Rise Time <sup>1,2</sup>	<b>t</b> <sub>6</sub>				300	ns
xCL and xDA Fall Time <sup>1,2</sup>	t <sub>7</sub>				300	ns
Setup Time (Stop Condition)	t <sub>8</sub>		0.6			μs
SERIAL PORT, MASTER MODE <sup>3, 4</sup>		SPI Mode 0				
EP_CS Falling Edge to EP_SCLK Rising/Falling Edge	t <sub>9</sub> , t <sub>10</sub>		1 × EP_SCLK periods		1.5 × EP_SCLK periods	ns
EP_SCLK <u>Ris</u> ing/Falling Edge to EP_CS Rising Edge	t <sub>11</sub> , t <sub>12</sub>		1 × EP_SCLK periods		1.5 × EP_SCLK periods	ns
EP_CS Pulse Width⁵	t <sub>13</sub>		1000			ns
EP_SCLK High Time	t <sub>14</sub>		40		60	% duty cycle
EP_SCLK Low Time			40		60	% duty cycle
EP_MOSI Start of Data Invalid to EP_SCLK Falling Edge	t <sub>15</sub>				0	ns
EP_CS Start of Data Invalid to EP_SCLK Falling Edge	t <sub>15</sub>				0	ns
EP_SCLK Falling Edge to EP_MOSI End of Data Invalid	t <sub>16</sub>				2.15	ns
EP_SCLK Falling Edge to EP_CS End of Data Invalid	t <sub>16</sub>				2.15	ns
EP_MISO Setup Time	t <sub>17</sub>	Valid regardless of the EP_SCLK active edge used	7.5			ns
EP_MISO Hold Time	t <sub>18</sub>	Valid regardless of the EP_SCLK active edge used	0			ns

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
SERIAL PORT, SLAVE MODE <sup>3, 4</sup>		SPI Mode 0				
EP_CS Falling Edge to EP_SCLK Rising Edge	t <sub>20</sub>		10			ns
Final EP_SCLK Rising Edge to EP_CS Rising Edge	t <sub>22</sub>		10			ns
EP_CS Pulse Width <sup>5</sup>	t <sub>23</sub>			20 × EP_SCLK periods		ns
EP_SCLK High Time	t <sub>24</sub>		45	pelicus	55	% duty
EP_SCLK Low Time			45		55	% duty
EP_MOSI Setup Time	t <sub>25</sub>		0.5			ns
EP MOSI Hold Time	t <sub>26</sub>		1.4			ns
EP_SCLK Falling Edge to EP_MISO Start of Data Invalid	t <sub>27</sub>		5.5			ns
EP_SCLK Falling Edge to EP_MISO End of Data Invalid	t <sub>28</sub>				9	ns
VIDEO DATA AND CONTROL INPUTS						
PCLK High Time⁵	t <sub>29</sub>			0.45 to 0.55 × PCLK period		% duty cycle
PCLK Low Time <sup>5</sup>				0.45 to 0.55 × PCLK period		% duty cycle
Pixel Port Input, Setup Time, SDR and DDR Modes	t <sub>30</sub>	Data latched on rising edge	1.0			ns
Pixel Port Input, Hold Time, SDR and DDR Modes	t <sub>31</sub>	Data latched on rising edge	1.4			ns
Pixel Port Input, Setup Time, DDR Mode	t <sub>32</sub>	Data latched on falling edge	1.0			ns
Pixel Port Input, Hold Time, DDR Mode	t <sub>33</sub>	Data latched on falling edge	1.4			ns
AUDIO INPUT PORT, I <sup>2</sup> S INPUT						
AP_IN_SCLK High Time	t <sub>37</sub>		45		55	% duty cycle
AP_IN_SCLK Low Time			45		55	% duty cycle
AP_IN Data Setup Time	t <sub>38</sub>		2.3			ns
AP_IN Data Hold Time	t <sub>39</sub>		1.6			ns
AUD_IN_SCLK High Time	t <sub>37</sub>		45		55	% duty cycle
AUD_IN_SCLK Low Time			45		55	% duty cycle
AUD_IN Data Setup Time	t <sub>38</sub>		1.0			ns
AUD_IN Data Hold Time	t <sub>39</sub>		3.5			ns
AUDIO INPUT PORT, DSD INPUT						
AP_IN_SCLK High Time	t <sub>40</sub>		45		55	% duty cycle
AP_IN_SCLK Low Time			45		55	% duty cycle
AP_IN DSD Data Setup Time	t <sub>41</sub>		2.3			ns
AP_IN DSD Data Hold Time	t <sub>42</sub>		1.6			ns
AUDIO OUTPUT PORT, I <sup>2</sup> S OUTPUT						
AP_OUT_SCLK High Time	t <sub>46</sub>		45		55	% duty cycle
AP_OUT_SCLK Low Time			45		55	% duty cycle
AP_OUT LRCLK Transition Time	t <sub>47</sub>	Start of invalid LRCLK to falling AP_OUT_SCLK edge			10	ns
AP_OUT LRCLK Transition Time	t <sub>48</sub>	Falling AP_OUT_SCLK edge to end of invalid LRCLK			10	ns

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
AP_OUT Data Transition Time	<b>t</b> 49	Start of invalid data to falling AP_OUT_SCLK edge			10	ns
AP_OUT Data Transition Time	t <sub>50</sub>	Falling AP_OUT_SCLK edge to end of invalid data			10	ns
AUDIO OUTPUT PORT, DSD OUTPUT						
AP_OUT_SCLK High Time	t <sub>51</sub>		45		55	% duty cycle
AP_OUT_SCLK Low Time			45		55	% duty cycle
AP_OUT DSD Data Transition Time	t <sub>52</sub>	Start of invalid data to falling AP_OUT_SCLK edge			10	ns
AP_OUT DSD Data Transition Time	t <sub>53</sub>	Falling AP_OUT_SCLK edge to end of invalid data			10	ns

## **Timing Diagrams**




Figure 3. I<sup>2</sup>C Timing




Figure 4. Detailed SPI Master Timing Diagram (SPI Mode 0, CPOL = CPHA = 0)




Figure 5. SPI Master Mode Timing (SPI Mode 0)

 $<sup>^1\,</sup>x$ CL refers to SCL, DDC\_SCL\_RXA, DDC\_SCL\_RXB, DDC\_SCL\_RXC, DDC\_SCL\_RXD, and DDC\_SCL\_RXE.  $^2\,x$ DA refers to SDA, DDC\_SDA\_RXA, DDC\_SDA\_RXB, DDC\_SDA\_RXC, DDC\_SDA\_RXD, and DDC\_SDA\_RXE.

<sup>&</sup>lt;sup>3</sup> SPI Mode 0 only.

<sup>4</sup> All serial port measurements are for CPHA = 0, CPOL = 0 (clock is low in idle state; negative edge of clock is used to transmit data and positive edge is used to sample data).

<sup>&</sup>lt;sup>5</sup> Measurements guaranteed by design only.




Figure 6. Detailed SPI Slave Timing Diagram (SPI Mode 0, CPOL = CPHA = 0)




Figure 7. SPI Slave Mode Timing (SPI Mode 0)




Figure 8. Pixel Port Input, Noninterleaved SDR Video Data and Control Timing





Figure 9. Pixel Port Input, Noninterleaved DDR Video Data and Control Timing



#### AUDIO INPUT PORTS I2S SIGNAL ASSIGNMENT

INPUT PORT	SCLK	LRCLK	128[3:0]
AUD_IN	AUD_IN_SCLK	AUD_IN_LRCLK	AUD_IN (I2S0 ONLY)
AP_IN	AP_IN_SCLK	AP_IN5	AP_IN[4:1]

#### NOTES

- 1. AUD\_IN PORT NOT AVAILABLE WHEN AP\_IN PORT USED.
  2. AP\_IN PORT NOT AVAILABLE WHEN PIXEL PORT INPUT USED.

Figure 10. I<sup>2</sup>S Input Timing




Figure 11. I<sup>2</sup>S Standard Audio, Data Width 16 to 24 Bits per Channel




Figure 12. I<sup>2</sup>S Standard Audio, 16-Bit Samples Only




Figure 13. Serial Audio, Right-Justified




Figure 14. Serial Audio, Left-Justified




Figure 15. AES3 Direct Audio




Figure 16. DSD Input Timing





Figure 17. I<sup>2</sup>S Output Timing



## **POWER SPECIFICATIONS**

Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	
POWER SUPPLIES						
HDMITx Analog Power Supply	AVDD_TX	1.71	1.8	1.89	V	
Comparator Power Supply	CVDD	1.71	1.8	1.89	V	
Digital Power Supply	DVDD	1.71	1.8	1.89	V	
Digital I/O Power Supply	DVDDIO	3.14	3.3	3.46	V	
PLL Power Supply	PVDD	1.71	1.8	1.89	V	
HDMI Tx PLL Power Supply	PVDD_TX	1.71	1.8	1.89	V	
Termination Power Supply	TVDD	3.14	3.3	3.46	V	
CURRENT CONSUMPTION—MUX MODE <sup>1, 2</sup>						
HDMITx Analog Power Supply	I <sub>AVDD_TX</sub>		24		mA	
Comparator Power Supply	I <sub>CVDD</sub>		96.5		mA	
Digital Core Power Supply	I <sub>DVDD</sub>		173		mA	
Digital I/O Power Supply	I <sub>DVDDIO</sub>		1.5		mA	
PLL Power Supply	I <sub>PVDD</sub>		34		mA	
HDMI Tx PLL Power Supply	$I_{PVDD\_TX}$		70		mA	
Termination Power Supply	I <sub>TVDD</sub>		113		mA	

Parameter	Symbol	Min	Тур	Max	Unit
CURRENT CONSUMPTION—AUDIO INSERT MODE <sup>1, 3</sup>					
HDMI Tx Analog Power Supply	I <sub>AVDD_TX</sub>		26		mA
Comparator Power Supply	I <sub>CVDD</sub>		184		mA
Digital Core Power Supply	I <sub>DVDD</sub>		216		mA
Digital I/O Power Supply	I <sub>DVDDIO</sub>		0.05		mA
PLL Power Supply	I <sub>PVDD</sub>		64.1		mA
HDMI Tx PLL Power Supply	I <sub>PVDD_TX</sub>		71		mA
Termination Power Supply	I <sub>TVDD</sub>		116		mA
CURRENT CONSUMPTION—POWER-DOWN MODE 01, 4					
HDMITx Analog Power Supply	I <sub>AVDD_TX</sub>		1.30		mA
Comparator Power Supply	I <sub>CVDD</sub>		0.84		mA
Digital Core Power Supply	I <sub>DVDD</sub>		0.25		mA
Digital I/O Power Supply	I <sub>DVDDIO</sub>		0.21		mA
PLL Power Supply	I <sub>PVDD</sub>		0.02		mA
HDMI Tx PLL Power Supply	I <sub>PVDD_TX</sub>		0.10		mA
Termination Power Supply	I <sub>TVDD</sub>		0.14		mA
CURRENT CONSUMPTION—POWER-DOWN MODE 1 <sup>1, 5</sup>					
HDMITx Analog Power Supply	I <sub>AVDD_TX</sub>		1.90		mA
Comparator Power Supply	I <sub>CVDD</sub>		0.84		mA
Digital Core Power Supply	I <sub>DVDD</sub>		0.95		mA
Digital I/O Power Supply	I <sub>DVDDIO</sub>		0.21		mA
PLL Power Supply	I <sub>PVDD</sub>		0.02		mA
HDMI Tx PLL Power Supply	I <sub>PVDD_TX</sub>		0.10		mA
Termination Power Supply	I <sub>TVDD</sub>		0.14		mA
CURRENT CONSUMPTION—EXAMPLE MAXIMUM OPERATING MODE <sup>1, 6</sup>					
HDMITx Analog Power Supply	I <sub>AVDD_TX</sub>			31.00	mA
Comparator Power Supply	I <sub>CVDD</sub>			213.00	mA
Digital Core Power Supply	I <sub>DVDD</sub>			mA	
Digital I/O Power Supply	I <sub>DVDDIO</sub>		mA		
PLL Power Supply	I <sub>PVDD</sub>		mA		
HDMI Tx PLL Power Supply	I <sub>PVDD_TX</sub>			82.00	mA
Termination Power Supply	I <sub>TVDD</sub>			127.00	mA

Data recorded during lab characterization. Typical current consumption values are recorded with nominal voltage supply levels and at room temperature.

<sup>&</sup>lt;sup>2</sup> ADV7627 configured in mux mode with one active HDMI Rx input and the HDMI Tx output in use. 4k × 2k at 30 Hz video format with pseudo random test pattern applied to the active HDMI Rx input port. HDMI Rx termination closed on the active HDMI Rx input port and open on the unused HDMI Rx input ports. HDMI Tx source termination enabled.

<sup>&</sup>lt;sup>3</sup> ADV7627 configured in audio insert mode with one active HDMI Rx input and the HDMI Tx output in use. Audio inserted on HDMI Tx output from the AP\_IN input port. HBR audio used. No audio extraction. 4k × 2k at 30 Hz video format with pseudo random test pattern applied to the active HDMI Rx input port. HDMI Rx port termination closed on the active HDMI Rx input port and open on the unused HDMI Rx input ports. HDMI Tx source termination enabled. OSD not enabled.

<sup>&</sup>lt;sup>4</sup> ADV7627 configured in Power-Down Mode 0. In Power-Down Mode 0, all blocks are powered down except for the I<sup>2</sup>C slave.

<sup>&</sup>lt;sup>5</sup> ADV7627 configured in Power-Down Mode 1. In Power-Down Mode 1, all blocks are powered down except for the I<sup>2</sup>C slave and the CEC (to monitor wake-up interrupts).

<sup>&</sup>lt;sup>6</sup> ADV7627 configured in an example maximum operating mode with one active HDMI Rx input and the HDMI Tx output in use. HBR audio from the active HDMI Rx input inserted on the HDMI Tx output. No audio extraction. 4k × 2k at 30 Hz video format with pseudo random test pattern applied to the active HDMI Rx input port. HDMI Rx port termination closed on the active HDMI Rx input port and open on the unused HDMI Rx input ports. HDMI Tx source termination enabled. OSD not enabled. Maximum current consumption values recorded with maximum power supply levels at device maximum operating temperature.

## **ABSOLUTE MAXIMUM RATINGS**

Table 4.

Tubic 1.	
Parameter	Rating
AVDD_TX to GND	2.2 V
CVDD to GND	2.2 V
DVDD to GND	2.2 V
PVDD to GND	2.2 V
PVDD_TX to GND	2.2 V
DVDDIO to GND	4.0 V
TVDD to GND	4.0 V
Digital Inputs Voltage to GND	GND – 0.3 V to DVDDIO + 0.3 V up to a maximum of 4.0 V
5 V Tolerant Digital Inputs to GND <sup>1</sup>	5.5 V
Digital Outputs Voltage to GNI	GND – 0.3 V to DVDDIO + 0.3 V up to a maximum of 4.0 V
XTAL+, XTAL- Pins	-0.3 V to PVDD + 0.3 V
Maximum Junction Temperature $(T_{J MAX})$	e 125°C
Storage Temperature Range	−65°C to +150°C
Infrared Reflow, Soldering (20 sec)	260°C

<sup>&</sup>lt;sup>1</sup> The following inputs are 5 V tolerant: DDC\_SCL\_RXA, DDC\_SDA\_RXA, DDC\_SCL\_RXB, DDC\_SDA\_RXB, DDC\_SCL\_RXC, DDC\_SDA\_RXC, DDC\_SCL\_RXD, DDC\_SDA\_RXD, DDC\_SCL\_RXE, DDC\_SDA\_RXE, RXA\_5V, RXB\_5V, RXC\_5V, RXD\_5V, RXE\_5V, CEC, DDC\_SCL\_TX, DDC\_SDA\_TX, TX\_HPD\_ARC-, and TX\_ARC+.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **PACKAGE THERMAL PERFORMANCE**

To reduce power consumption when using the ADV7627, the user is advised to turn off unused sections of the device.

Due to printed circuit board (PCB) metal variation and, therefore, variation in PCB heat conductivity, the value of  $\theta_{JA}$  may differ for various PCBs. The most efficient measurement solution is obtained using the package surface temperature to estimate the die temperature because this solution eliminates the variance associated with the  $\theta_{JA}$  value.

The maximum junction temperature ( $T_{JMAX}$ ) of 125°C must not be exceeded. The following equation calculates the junction temperature using the measured package surface temperature and applies only when no heat sink is used on the device under test (DUT):

$$T_J = T_S + (\Psi_{JT} \times W_{TOTAL})$$

where:

 $T_S$  is the package surface temperature (°C).  $\Psi_{JT} = 0.41$ °C/W for the 260-ball CSP\_BGA (based on 2s2p test board defined in the JEDEC specification).

$$W_{TOTAL} = ((PVDD \times I_{PVDD}) + (PVDD\_TX \times I_{PVDD\_TX}) + (TVDD \times I_{TVDD}) + (CVDD \times I_{CVDD}) + (AVDD\_TX \times I_{AVDD\_TX}) + (DVDD \times I_{DVDD}) + (DVDDIO \times I_{DVDDIO}))$$

Note that this calculation assumes a configuration of one active HDMI Rx input and one active HDMI Tx output, where termination is open on the unused Rx input ports.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

A	GND	RXA_2+	RXA_1+	RXA_0+	RXA_C+	CVDD	RXB_2+	RXB_1+	RXB_0+	RXB_C+	CVDD	RXC_2+	RXC_1+	RXC_0+	RXC_C+	CVDD	RXC_5V	GND
В	GND	RXA_2-	RXA_1-	RXA_0-	RXA_C-	CVDD	RXB_2-	RXB_1-	RXB_0-	RXB_C-	CVDD	RXC_2-	RXC_1-	RXC_0-	RXC_C-	CVDD	RXC_HPA	GND
С	GND	CVDD	CVDD	TVDD	TVDD	GND	GND	TVDD	TVDD	GND	GND	TVDD	TVDD	GND	GND	CVDD	GND	GND
D	INT1	INT2	SCL	SDA	<del>cs</del>	RXA_5V	RXA_HPA	DDC_ SCL_RXA	DDC_ SDA_RXA	DDC_ SCL_RXB	DDC_ SDA_RXB	RXB_HPA	RXB_5V	DDC_ SDA_RXC	DDC_ SCL_RXC	TVDD	RXD_2-	RXD_2+
Е	NC	NC	ALSB	RESET											RXD_5V	TVDD	RXD_1-	RXD_1+
F	NC	NC	AP_OUT0	AP_OUT1											RXD_HPA	GND	RXD_0-	RXD_0+
G	NC	NC	AP_OUT2	AP_OUT3			DVDD	DVDD	DVDD	DVDD	DVDD	TEST5			DDC_ SCL RXD	GND	RXD_C-	RXD_C+
н	NC	NC	AP_OUT4	AP_OUT5			DVDDIO	GND	GND	GND	GND	GND			DDC_ SDA_RXD	GND	CVDD	CVDD
J	AP_OUT_ MCLK	AP_OUT_ SCLK	TEST6	TEST7			DVDDIO	GND	GND	GND	GND	GND			DDC_ SCL_RXE	TVDD	RXE_2-	RXE_2+
к	GND	GND	TEST8	AUD_IN			GND	GND	GND	GND	GND	GND			DDC_	TVDD	RXE_1-	RXE_1+
Ľ	XTAL+	XTAL-	AUD_IN_	AUD_IN_			GND	GND	GND	GND	GND	GND			SDA_RXE	GND	RXE_0-	RXE_0+
	PVDD	PVDD	SCLK	LRCLK TEST2			GND	GND	GND							GND		
М	PVDD	PVDD	TEST3	16512			GND	GND	GND	GND	GND	GND			RXE_5V	GND	RXE_C-	RXE_C+
N	GND	GND	PVDD_TX	PVDD_TX											GND	GND	CVDD	CVDD
Р	NC	NC	GND	TEST14											HS	vs	TEST4	TEST1
R	NC	NC	GND	AVDD_TX	TX_HPD_ ARC-	R_TX	GND	TX_ARC+	DDC_ SDA_TX	DDC_ SCL_TX	CEC	DVDDIO	EP_CS	P9/AP_ IN_SCLK	P11/AP_ IN4	P13/AP_ IN2	P15/AP_ IN0	PCLK
т	NC	NC	GND	AVDD_TX	TEST9	GND	GND	GND	GND	AVDD_TX	AVDD_TX	DVDDIO	EP_SCLK	P8/AP_ IN_MCLK	P10/AP_ IN5	P12/AP_ IN3	P14/AP_ IN1	DE
U	NC	NC	GND	TEST10	TEST11	PVDD_TX	GND	TX_C+	TX_0+	TX_1+	TX_2+	GND	EP_MOSI	P1	Р3	P5	P7	GND
v	GND	GND	GND	TEST12	TEST13	PVDD_TX	GND	TX_C-	TX_0-	TX_1-	TX_2-	GND	EP_MISO	P0	P2	P4	P6	GND
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18

Figure 19. Pin Configuration

**Table 5. Pin Function Descriptions** 

Pin No.	Mnemonic	Function	Description
A1	GND	Ground	Ground.
A2	RXA_2+	HDMI Rx input	HDMI RxA Channel 2 True Input.
A3	RXA_1+	HDMI Rx input	HDMI RxA Channel 1 True Input.
A4	RXA_0+	HDMI Rx input	HDMI RxA Channel 0 True Input.
A5	RXA_C+	HDMI Rx input	HDMI RxA Clock True Input.
A6	CVDD	Power	Comparator Power Supply (1.8 V).
A7	RXB_2+	HDMI Rx input	HDMI RxB Channel 2 True Input.
A8	RXB_1+	HDMI Rx input	HDMI RxB Channel 1 True Input.
A9	RXB_0+	HDMI Rx input	HDMI RxB Channel 0 True Input.
A10	RXB_C+	HDMI Rx input	HDMI RxB Clock True Input.
A11	CVDD	Power	Comparator Power Supply (1.8 V).
A12	RXC_2+	HDMI Rx input	HDMI RxC Channel 2 True Input.

Pin No.	Mnemonic	Function	Description
A13	RXC_1+	HDMI Rx input	HDMI RxC Channel 1 True Input.
A14	RXC_0+	HDMI Rx input	HDMI RxC Channel 0 True Input.
A15	RXC_C+	HDMI Rx input	HDMI RxC Clock True Input.
A16	CVDD	Power	Comparator Power Supply (1.8 V).
A17	RXC_5V	HDMI Rx input	HDMI RxC 5 V Detect Pin.
A18	GND	Ground	Ground.
B1	GND	Ground	Ground.
B2	RXA_2-	HDMI Rx input	HDMI RxA Channel 2 Complement Input.
B3	RXA_1-	HDMI Rx input	HDMI RxA Channel 1 Complement Input.
B4	RXA_0-	HDMI Rx input	HDMI RxA Channel 0 Complement Input.
B5	RXA_C-	HDMI Rx input	HDMI RxA Clock Complement Input.
B6	CVDD	Power	Comparator Power Supply (1.8 V).
B7	RXB_2-	HDMI Rx input	HDMI RxB Channel 2 Complement Input.
B8	RXB_1-	HDMI Rx input	HDMI RxB Channel 1 Complement Input.
B9	RXB_0-	HDMI Rx input	HDMI RxB Channel 0 Complement Input.
B10	RXB_C-	HDMI Rx input	HDMI RxB Clock Complement Input.
B11	CVDD	Power	Comparator Power Supply (1.8 V).
B12	RXC_2-	HDMI Rx input	HDMI RxC Channel 2 Complement Input.
B13	RXC_1-	HDMI Rx input	HDMI RxC Channel 1 Complement Input.
B14	RXC_0-	HDMI Rx input	HDMI RxC Channel 0 Complement Input.
B15	RXC_C-	HDMI Rx input	HDMI RxC Clock Complement Input.
B16	CVDD	Power	Comparator Power Supply (1.8 V).
B17	RXC_HPA	HDMI Rx output	HDMI RxC Hot Plug Assert.
B18	GND	Ground	Ground.
C1	GND	Ground	Ground.
C2	CVDD	Power	Comparator Power Supply (1.8 V).
C3	CVDD	Power	Comparator Power Supply (1.8 V).
C4	TVDD	Power	HDMI Rx Terminator Supply Voltage (3.3 V).
C5	TVDD	Power	HDMI Rx Terminator Supply Voltage (3.3 V).
C6	GND	Ground	Ground.
C7	GND	Ground	Ground.
C8	TVDD	Power	HDMI Rx Terminator Supply Voltage (3.3 V).
C9	TVDD	Power	HDMI Rx Terminator Supply Voltage (3.3 V).
C10	GND	Ground	Ground.
C10	GND	Ground	Ground.
C11	TVDD	Power	HDMI Rx Terminator Supply Voltage (3.3 V).
C12	TVDD	Power	HDMI Rx Terminator Supply Voltage (3.3 V).
	GND	Ground	Ground.
C14			
C15	GND	Ground	Ground.
C16	CVDD	Power	Comparator Power Supply (1.8 V).
C17	GND	Ground	Ground.
C18	GND	Ground	Ground.
D1	INT1	Control	Interrupt Output. This pin can be active low or high. When an unmasked status bit changes, an interrupt is generated on this pin.
D2	INT2	Control	Interrupt Output. This pin can be active low or high. When an unmasked status bit changes, an interrupt is generated on this pin.
D3	SCL	I <sup>2</sup> C control	$I^2C$ Clock Input. This pin is open drain; connect this pin to a 3.3 V supply using a 4.7 $k\Omega$ resistor.
D4	SDA	I <sup>2</sup> C control	$I^2C$ Data Input. This pin is open drain; connect this pin to a 3.3 V supply using a 4.7 kΩ resistor.
D5	<u>cs</u>	Digital input	Chip Select Pin. This pin must be set low or left floating for the chip to process I <sup>2</sup> C messages that are destined for the ADV7627. The ADV7627 ignores I <sup>2</sup> C messages when this pin is high.
D6	RXA_5V	HDMI Rx input	HDMI RxA 5 V Detect Pin.

D7 RXA_HPA HDMI Rx output HDMI RxA Hot Plug Asse D8 DDC_SCL_RXA HDMI Rx DDC HDCP Slave Serial Clock 1	
DOC CDA DVA LIDAMID DOC	for HDMI RxA.
D9 DDC_SDA_RXA HDMI Rx DDC HDCP Slave Serial Data fo	or HDMI RxA.
D10 DDC_SCL_RXB HDMI Rx DDC HDCP Slave Serial Clock 1	for HDMI RxB.
D11 DDC_SDA_RXB HDMI Rx DDC HDCP Slave Serial Data fo	or HDMI RxB.
D12 RXB_HPA HDMI Rx output HDMI RxB Hot Plug Asser	ert.
D13 RXB_5V HDMI Rx input HDMI RxB 5 V Detect Pin.	
D14 DDC_SDA_RXC HDMI Rx DDC HDCP Slave Serial Data fo	or HDMI RxC.
D15 DDC_SCL_RXC HDMI Rx DDC HDCP Slave Serial Clock 1	for HDMI RxC.
D16 TVDD Power HDMI Rx Terminator Sup	pply Voltage (3.3 V).
D17 RXD_2- HDMI Rx input HDMI RxD Channel 2 Cor	. ,
D18 RXD_2+ HDMI Rx input HDMI RxD Channel 2 Tru	
E1 NC Do not connect Leave this pin floating.	·
E2 NC Do not connect Leave this pin floating.	
E3 ALSB I <sup>2</sup> C control Pin to set the I <sup>2</sup> C address	s of the I/O register map for the device. When the I/O register map I <sup>2</sup> C address is 0xB0. When
the ALSB pin is tied high	the I/O register map I <sup>2</sup> C address is 0xB2.
E4 RESET Miscellaneous digital Reset Pin.	
E15 RXD_5V HDMI Rx input HDMI RxD 5 V Detect Pin	
E16 TVDD Power HDMI Rx Terminator Sup	
E17 RXD_1- HDMI Rx input HDMI RxD Channel 1 Cor	mplement Input.
E18 RXD_1+ HDMI Rx input HDMI RxD Channel 1 Tru	ie Input.
F1 NC Do not connect Leave this pin floating.	
F2 NC Do not connect Leave this pin floating.	
F3 AP_OUT0 Audio output Audio Output Port, Outp	out 0.
F4 AP_OUT1 Audio output Audio Output Port, Outp	out 1.
F15 RXD_HPA HDMI Rx output HDMI RxD Hot Plug Asse	ert.
F16 GND Ground Ground.	
F17 RXD_0- HDMI Rx input HDMI RxD Channel 0 Cor	mplement Input.
F18 RXD_0+ HDMI Rx input HDMI RxD Channel 0 Tru	ie Input.
G1 NC Do not connect Leave this pin floating.	
G2 NC Do not connect Leave this pin floating.	
G3 AP_OUT2 Audio output Audio Output Port, Outp	out 2.
G4 AP_OUT3 Audio output Audio Output Port, Outp	out 3.
G7 DVDD Power Digital Power Supply (1.8	8 V).
G8 DVDD Power Digital Power Supply (1.8	8 V).
G9 DVDD Power Digital Power Supply (1.8	8 V).
G10 DVDD Power Digital Power Supply (1.8	8 V).
G11 DVDD Power Digital Power Supply (1.8	8 V).
G12 TEST5 Test pin Test Pin 5. Leave this pin	floating.
G15 DDC_SCL_RXD HDMI Rx DDC HDCP Slave Serial Clock 1	for HDMI RxD.
G16 GND Ground Ground.	
G17 RXD_C- HDMI Rx input HDMI RxD Clock Comple	ement Input.
G18 RXD_C+ HDMI Rx input HDMI RxD Clock True Inp	out.
H1 NC Do not connect Leave this pin floating.	
H2 NC Do not connect Leave this pin floating.	
H3 AP_OUT4 Audio output Audio Output Port, Outp	out 4.
H4 AP_OUT5 Audio output Audio Output Port, Outp	
H7 DVDDIO Power Digital Interface Supply (	
H8 GND Ground Ground.	
H9 GND Ground Ground.	
H10 GND Ground Ground.	
H11 GND Ground Ground.	

Pin No.	Mnemonic	Function	Description
H12	GND	Ground	Ground.
H15	DDC_SDA_RXD	HDMI Rx DDC	HDCP Slave Serial Data for HDMI RxD.
H16	GND	Ground	Ground.
H17	CVDD	Power	Comparator Power Supply (1.8 V).
H18	CVDD	Power	Comparator Power Supply (1.8 V).
J1	AP_OUT_MCLK	Audio output	Audio Output Port, MCLK.
J2	AP_OUT_SCLK	Audio output	Audio Output Port, SCLK.
J3	TEST6	Test pin	Connect this pin to ground using a 4.7 k $\Omega$ resistor.
J4	TEST7	Test pin	Connect this pin to ground using a 4.7 k $\Omega$ resistor.
J7	DVDDIO	Power	Digital Interface Supply (3.3 V).
J8	GND	Ground	Ground.
J9	GND	Ground	Ground.
J10	GND	Ground	Ground.
J11	GND	Ground	Ground.
J12	GND	Ground	Ground.
J15	DDC_SCL_RXE	HDMI Rx DDC	HDCP Slave Serial Clock for HDMI RxE.
J16	TVDD	Power	HDMI Rx Terminator Supply Voltage (3.3 V).
J17	RXE_2-	HDMI Rx input	HDMI RxE Channel 2 Complement Input.
J18	RXE_2+	HDMI Rx input	HDMI RxE Channel 2 True Input.
K1	GND	Ground	Ground.
K2	GND	Ground	Ground.
K3	TEST8	Test pin	Connect this pin to ground using a 4.7 k $\Omega$ resistor.
K4	AUD_IN	Audio input	Audio Input Port, I <sup>2</sup> S or S/PDIF Input.
K7	GND	Ground	Ground.
K8	GND	Ground	Ground.
K9	GND	Ground	Ground.
K10	GND	Ground	Ground.
K10	GND	Ground	Ground.
K11	GND	Ground	Ground.
K12	DDC_SDA_RXE	HDMI Rx DDC	HDCP Slave Serial Data for HDMI RxE.
K15	TVDD	Power	HDMI Rx Terminator Supply Voltage (3.3 V).
K10	RXE_1-	HDMI Rx input	HDMI RxE Channel 1 Complement Input.
K17	RXE_1+	HDMI Rx input	HDMI RxE Channel 1 True Input.
L1	XTAL+	Miscellaneous digital	ADV7627 Crystal Input.
L2	XTAL-	Miscellaneous digital	ADV7627 Crystal Miput.  ADV7627 Crystal Output.
L2 L3	AUD_IN_SCLK	Audio input	Audio Input Port, SCLK.
L4	AUD_IN_LRCLK	Audio input	Audio Input Port, JRCLK.
L7	GND	Ground	Ground.
L7 L8	GND	Ground	Ground.
L9	GND	Ground	Ground.
L10	GND	Ground	Ground.
L10 L11	GND	Ground	Ground.
		Ground	
L12	GND DVE LIDA		Ground.
L15 L16	RXE_HPA GND	HDMI Rx output Ground	HDMI RxE Hot Plug Assert. Ground.
L17	RXE_0-	HDMI Rx input	HDMI RXE Channel 0 Complement Input.
L18	RXE_0+	HDMI Rx input	HDMI RxE Channel 0 True Input.
M1	PVDD	Power	PLL Digital Supply (1.8 V).
M2	PVDD	Power	PLL Digital Supply (1.8 V).
M3	TEST3	Test pin	Test Pin 3. Leave this pin floating.
M4	TEST2	Test pin	Test Pin 2. Leave this pin floating.
M7	GND	Ground	Ground.
M8	GND	Ground	Ground.

Pin No.	Mnemonic	Function	Description
M9	GND	Ground	Ground.
M10	GND	Ground	Ground.
M11	GND	Ground	Ground.
M12	GND	Ground	Ground.
M15	RXE_5V	HDMI Rx input	HDMI RxE 5 V Detect Pin.
M16	GND	Ground	Ground.
M17	RXE_C-	HDMI Rx input	HDMI RxE Clock Complement Input.
M18	RXE_C+	HDMI Rx input	HDMI RxE Clock True Input.
N1	GND	Ground	Ground.
N2	GND	Ground	Ground.
N3	PVDD_TX	Power	HDMI Tx PLL Power Supply (1.8 V).
N4	PVDD_TX	Power	HDMI Tx PLL Power Supply (1.8 V).
N15	GND	Ground	Ground.
N16	GND	Ground	Ground.
N17	CVDD	Power	Comparator Power Supply (1.8 V).
N18	CVDD	Power	Comparator Power Supply (1.8 V).
P1	NC	Do not connect	Leave this pin floating.
P2	NC	Do not connect	Leave this pin floating.
P3	GND	Ground	Ground.
P4	TEST14	Test pin	Connect this pin to ground using a 4.7 k $\Omega$ resistor.
P15	HS	Pixel port input sync	Horizontal Synchronization for Pixel Port Input Video.
P16	VS	Pixel port input sync	Vertical Synchronization for Pixel Port Input Video.
P17	TEST4	Test pin	Test Pin 4. Leave this pin floating.
P18	TEST1	Test pin	Test Pin 1. Leave this pin floating.
R1	NC NC	Do not connect	Leave this pin floating.
R2	NC NC	Do not connect	Leave this pin floating.
R3	GND	Ground	Ground.
R4	AVDD_TX	Power	HDMI Tx Analog Supply (1.8 V).
R5	TX_HPD_ARC-	HDMI Tx input	HDMI Tx Hot Plug Detect (HPD) Signal and Audio Return Channel
		·	Complement Input.
R6	R_TX	HDMI Tx input	This pin sets the internal reference currents for HDMI Tx. Place a 470 $\Omega$ resistor (1% tolerance) between this pin and GND. Place the external resistor as close as possible to the ADV7627.
R7	GND	Ground	Ground.
R8	TX_ARC+	HDMITx input	HDMI Tx Audio Return Channel True Input.
R9	DDC_SDA_TX	HDMITx DDC	HDCP Slave Serial Data for HDMI Tx.
R10	DDC_SCL_TX	HDMITx DDC	HDCP Slave Serial Clock for HDMI Tx.
R11	CEC	HDMI Tx CEC	HDMI Tx Consumer Electronics Control (CEC).
R12	DVDDIO	Power	Digital Interface Supply (3.3 V).
R13	EP_CS	Serial port control	SPI Chip Select Interface for the OSD.
R14	P9/AP_IN_SCLK	Pixel port input/audio input	Pixel Port Input P9/Audio Input Port, SCLK.
R15	P11/AP_IN4	Pixel port input/audio input  Pixel port input/audio input	Pixel Port Input P11/Audio Input Port, JCLK.  Pixel Port Input P11/Audio Input Port, Input 4.
R16	P13/AP_IN2	Pixel port input/audio input	Pixel Port Input P13/Audio Input Port, Input 2.
R17	P15/AP_IN0	Pixel port input/audio input	Pixel Port Input P15/Audio Input Port, Input 0.
R18	PCLK	Pixel port input clock	Pixel Clock for Pixel Port Input Video.
T1	NC	Do not connect	Leave this pin floating.
T2	NC NC	Do not connect	Leave this pin floating.
T3	GND	Ground	Ground.
T4	AVDD_TX	Power	HDMI Tx Analog Supply (1.8 V).
T5	TEST9	Test pin	Connect this pin to ground using a 4.7 k $\Omega$ resistor.
T6	GND	Ground	Ground.
T7	GND	Ground	Ground.
T8	GND	Ground	Ground.
T9	GND	Ground	Ground.
17	GIND	Ground	diodila.

Pin No.	Mnemonic	Function	Description
T10	AVDD_TX	Power	HDMI Tx Analog Supply (1.8 V).
T11	AVDD_TX	Power	HDMI Tx Analog Supply (1.8 V).
T12	DVDDIO	Power	Digital Interface Supply (3.3 V).
T13	EP_SCLK	Serial port control	SPI Clock Interface for the OSD.
T14	P8/AP_IN_MCLK	Pixel port input/audio input	Pixel Port Input P8/Audio Input Port, MCLK.
T15	P10/AP_IN5	Pixel port input/audio input	Pixel Port Input P10/Audio Input Port, Input 5.
T16	P12/AP_IN3	Pixel port input/audio input	Pixel Port Input P12/Audio Input Port, Input 3.
T17	P14/AP_IN1	Pixel port input/audio input	Pixel Port Input P14/Audio Input Port, Input 1.
T18	DE	Pixel port input sync	Data Enable for Pixel Port Input Video.
U1	NC	Do not connect	Leave this pin floating.
U2	NC	Do not connect	Leave this pin floating.
U3	GND	Ground	Ground.
U4	TEST10	Test pin	Connect this pin to ground using a 4.7 k $\Omega$ resistor.
U5	TEST11	Test pin	Connect this pin to ground using a 4.7 k $\Omega$ resistor.
U6	PVDD_TX	Power	HDMI Tx PLL Power Supply (1.8 V).
U7	GND	Ground	Ground.
U8	TX_C+	HDMI Tx output	HDMITx Clock True Output.
U9	TX_0+	HDMITx output	HDMI Tx Channel 0 True Output.
U10	TX_1+	HDMITx output	HDMI Tx Channel 1 True Output.
U11	TX_2+	HDMI Tx output	HDMITx Channel 2 True Output.
U12	GND	Ground	Ground.
U13	EP_MOSI	Serial port control	SPI Master Output/Slave Input for OSD.
U14	P1	Pixel port input	Pixel Port Input P1.
U15	P3	Pixel port input	Pixel Port Input P3.
U16	P5	Pixel port input	Pixel Port Input P5.
U17	P7	Pixel port input	Pixel Port Input P7.
U18	GND	Ground	Ground.
V1	GND	Ground	Ground.
V2	GND	Ground	Ground.
V3	GND	Ground	Ground.
V4	TEST12	Test pin	Connect this pin to ground using a 4.7 k $\Omega$ resistor.
V5	TEST13	Test pin	Connect this pin to ground using a 4.7 k $\Omega$ resistor.
V6	PVDD_TX	Power	HDMI Tx PLL Power Supply (1.8 V).
V7	GND	Ground	Ground.
V8	TX_C-	HDMITx output	HDMI Tx Clock Complement Output.
V9	TX_0-	HDMI Tx output	HDMITx Channel 0 Complement Output.
V10	TX_1-	HDMI Tx output	HDMITx Channel 1 Complement Output.
V11	TX_2-	HDMITx output	HDMI Tx Channel 2 Complement Output.
V12	GND	Ground	Ground.
V13	EP_MISO	Serial port control	SPI Master Input/Slave Output for OSD.
V14	P0	Pixel port input	Pixel Port Input P0.
V15	P2	Pixel port input	Pixel Port Input P2.
V16	P4	Pixel port input	Pixel Port Input P4.
V17	P6	Pixel port input	Pixel Port Input P6.
V18	GND	Ground	Ground.

# POWER SUPPLY RECOMMENDATIONS POWER-UP SEQUENCE

The power-up sequence for the ADV7627 is as follows:

- 1. Hold the  $\overline{RESET}$  pin low.
- 2. Power up the 3.3 V supplies (DVDDIO and TVDD).
- 3. After the 3.3 V supplies reach their minimum recommended value of 3.14 V, wait at least 20 ms before powering up the 1.8 V supplies.
- 4. Power up the 1.8 V supplies (AVDD\_TX, CVDD, DVDD, PVDD, and PVDD\_TX). These supplies should be powered up at the same time; that is, there should be a difference of less than 0.3 V between them.
- 5. Release the  $\overline{\text{RESET}}$  pin after all supplies are established.

After power-up, a complete reset is recommended. This reset can be performed by the system microcontroller.




Figure 20. ADV7627 Supply Power-Up Sequence

## **POWER-DOWN SEQUENCE**

The ADV7627 supplies can be deasserted simultaneously as long as DVDDIO or TVDD does not fall below a lower rated supply.

# THEORY OF OPERATION

#### **HDMI RECEIVER**

The ADV7627 front end incorporates a 5:1 multiplexed HDMI receiver capable of receiving all HDTV formats up to 3 GHz ( $4k \times 2k$  at 24 Hz/25 Hz/30 Hz). The HDMI receiver also supports HDMI features including 3D TV and content type bits.

The HDMI receiver in the ADV7627 incorporates an adaptive equalizer, which compensates for the high frequency losses inherent in HDMI and DVI cabling, especially at longer lengths and higher frequencies.

The ADV7627 features a 768-byte internal EDID memory space, which can be used to store two independent EDIDs. The memory can be partitioned to provide two 256-byte EDIDs or one 512-byte extended EDID and one 256-byte EDID. Either EDID can be replicated on any input port.

The HDMI receiver offers advanced audio functionality. The receiver supports multichannel I²S audio for up to eight channels. The receiver also supports a six-DSD channel interface, with each channel carrying an oversampled 1-bit representation of the audio signal as delivered on SACD. The ADV7627 can also receive HBR audio packet streams and output them through the HBR interface in an S/PDIF format that conforms to the IEC 60958 standard. S/PDIF is supported via the HPD back channel. The receiver also contains an audio mute controller that can detect a variety of conditions that can result in audible extraneous noise in the audio output. On detection of these conditions, the audio data can be ramped to prevent audio clicks or pops.

#### **HDCP REPEATER FUNCTIONALITY**

With the inclusion of HDCP 1.4, displays can receive encrypted video content. The HDMI interface of the ADV7627 allows authentication of a video receiver, decryption of encoded data at the receiver, and renewability of that authentication during transmission, as specified by the HDCP 1.4 protocol. Repeater support is also offered by the ADV7627.

#### **DIGITAL AUDIO PORTS**

The ADV7627 features an audio input port and an audio output port. The audio input and output ports provide comprehensive muxing support for the destination of the audio (for example, to the HDMI transmitter or audio output port) and support for the source of the audio (for example, from the HDMI receiver or from the audio input port). The extracted audio can be processed by a SHARC® processor and can be reinserted back into the HDMI output stream or output via the hardware connected to the system.

The pins for the pixel port input signals (P15 to P8) are shared with the AP\_IN audio input port. When the pixel port input is in use, the AUD\_IN port can be used to provide stereo audio input.

#### **ON-SCREEN DISPLAY**

A key feature of the ADV7627 is the on-chip character- and icon-based OSD generator. The generated OSD can be converted to match the 4:2:2 or 4:4:4 input format in either the RGB or YCrCb color spaces. After the OSD is generated, it is overlaid at the output resolution (any video resolution up to  $4k \times 2k$  at 24 Hz/25 Hz/30 Hz) for best performance. The OSD portion of the image is optionally semitransparent using a 5-bit alpha blend between the input video and the OSD. The OSD font characters and icons can be stored in external SPI flash memory, read directly into RAM, or they can be loaded into the on-chip RAM via the SPI or I²C interface.

#### **PIXEL PORT INPUT**

The ADV7627 features a 16-bit pixel input port that facilitates the reception of digital video data from an analog front-end video decoder such as the ADV7180, ADV7181D, or ADV7842. Both embedded timing and external synchronization signals are supported on the pixel port. The pixel port input also features an interlaced-to-progressive converter for 480i or 576i inputs.

#### **HDMI TRANSMITTER**

The ADV7627 incorporates an HDMI transmitter, which supports all HDTV formats up to 3 GHz ( $4k \times 2k$  at 24 Hz/25 Hz/30 Hz), ARC, and all mandatory 3D TV formats. The HDMI transmitter can output any audio mode received from the HDMI receiver, including audio sample packets, HBR, or DSD.

The ARC receiver supports both single-ended and differential modes and simplifies cabling by combining an upstream audio capability in a conventional HDMI cable. The transmitter features an on-chip MPU with an  $\rm I^2C$  master to perform HDCP operations and EDID read operations.

#### I<sup>2</sup>C INTERFACE

The ADV7627 supports a 2-wire serial (I<sup>2</sup>C-compatible) microprocessor bus driving multiple peripherals. The ADV7627 is controlled by an external I<sup>2</sup>C master device, such as a microcontroller.

#### **OTHER FEATURES**

Other features of the ADV7627 include the following:

- Fully qualified software low level libraries, driver, and application
- Complete input and output audio support
- Programmable interrupt request output pins: INT1 and INT2
- Chip select and ALSB
- Low power consumption: 1.8 V digital core, 1.8 V analog, and 3.3 V digital input/output
- Temperature range: 0°C to 70°C
- 15 mm × 15 mm, Pb-free, 260-ball CSP\_BGA

# **OUTLINE DIMENSIONS**




Figure 21. 260-Ball Chip Scale Package Ball Grid Array [CSP\_BGA] (BC-260-1) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model <sup>1, 2</sup>	Temperature Range	Package Description	Package Option	
ADV7627KBCZ-8	0°C to 70°C	260-Ball Chip Scale Package Ball Grid Array [CSP_BGA]	BC-260-1	
ADV7627KBCZ-8-RL	0°C to 70°C	260-Ball Chip Scale Package Ball Grid Array [CSP_BGA]	BC-260-1	
EVAL-ADV7625-SMZ		Evaluation Board		

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

<sup>&</sup>lt;sup>2</sup> This part is programmed with internal HDCP keys. Customers must have HDCP adopter status (consult Digital Content Protection, LLC, for licensing requirements) to purchase any components with internal HDCP keys.

# **NOTES**

 $I^2 C\ refers\ to\ a\ communications\ protocol\ originally\ developed\ by\ Philips\ Semiconductors\ (now\ NXP\ Semiconductors).$ HDMI, the HDMI Logo, and High-Definition Multimedia Interface are trademarks or registered trademarks of HDMI Licensing LLC in the United States and other countries.