
# **NVP6124B**

# 4-CH AHD2.0 RX and 9-CH Audio Codec



Information contained here is subject to change without notice. Make sure to check and use an updated version of the Data sheet.

www.nextchip.com

2017.03.14

**REV 0.2** 



# Revision History

VERSION	DATE	DESCRIPTION	NOTE
Preliminary	2015-10-20	- Initial Draft	
Ver 0.1	2016-02-23	: Pin 9, 10, 11, 12, 27 GND => NC  - OUTPUT PORT Description Change  (1) BANK1 0xC0~C3(VPORT_1 ⇔ VPORT_2)  (2) BANK1 0xC8/C9 (CH_OUT_SEL_1 ⇔ CH_OUT_SEL_2)  (3) BANK1 0xCAI7:4  (VCLK 1 EN ⇔ VCLK 2 EN)	Page 8  Page 54~55  Page 111~112
Ver 0.2	2017-03-14	- Power Supply Current Modified	Page 127

# Contact Information

Homepage : <u>www.nextchip.com</u>
E-mail : <u>sales@nextchip.com</u>

Phone : +82-2-3460-4700, DoYeon Hwang

# 4-CH AHD2.0 RX and 9 CH-Audio Codec

**NVP6124B** include 4-Channels AHD2.0 RX and 9-Channels Audio Codec. It is sure that compatible with AHD1.0. The 4-Channels AHD2.0 RX delivers high quality images. It accepts separate 4 CVBS/COMET/AHD1.0/AHD2.0 inputs from Camera and the other video signal sources. It digitizes and decodes NTSC/PAL/COMET/AHD1.0/AHD2.0 video signal into digital video components which represents 8-bit BT.656/1120(like) 4:2:2 byte interleave format with 27/36/37.125/54/72/74.25/108/144/148.5/297MHz multiplexed.

The **NVP6124B** includes Clock PLL, so 27/36/37.125/54/72/74.25/108/144/148.5/297MHz byte-interleave function available. Especially, It is able to use same transmission cable with conventional one for COMET(SD level), AHD1.0 (HD level) and AHD 2.0 (Full HD level), and they provide the superior image quality by minimizing the interference when separating Y and C.

The 9-Channels Audio Codec is 8-Channels Voice/1-Channel Mic PCM Codec which handles voice band signals(300Hz~3400Hz) with 8bit/16bit linear PCM, 8bit G.711(u-law, a-law) PCM.

Built-in audio controller can generate digital outputs for recording/mixing and accepts digital input for playback.

The 4-Channels Coaxial Communication Protocol communicates between controller(DVR) and camera on the video signal through coaxial cable. It was includes Tx for transfer especially signals thought coaxial cable and Rx for receives especially signals to keep informed a user by control registers.

#### **Features**

#### ■ AHD2.0 4CH RX

- -. AHD2.0 RX which accepts 4-CVBS/COMET/720P@25p/30p(AHD1.0)/ 720P@50p/60p(AHD2.0)/ 1080P@25p/30p(AHD2.0)
- -. Output in BT.656/1120(like) 4:2:2 byte interleave format with 27/36/37.125/54/72/74.25/108/144/148.5/297MHz
- -. Support 2\*Video Output Port, Each Port Video Output Format Selectable
- -. Support Video Standard Auto-Detection for Each a Channel by Status
- -. On Chip Analog CLAMP, Anti-aliasing Filter and Equalizer Filter
- Accepts NTSC-M/J/4.43, PAL-B/D/G/H/I/K/L/M/N/60, COMET, 720P @25p/30p/50p/60p, 1080P@25p/30p
- -. Robust Sync detection for weak and unstable signals
- -. High-performance adaptive comb filter and Notch Filter
- -. Programmable H/V Peaking filter for Luminance
- -. CTI (Chrominance Transient Improvement)
- -. Color compensation for PAL
- -. IF compensation filter
- -. Robust No-video detection
- -. Programmable Brightness, Contrast, Saturation and Hue
- -. Programmable Picture Quality Control
- -. Programmable Gamma Correction



#### Audio Codec

- -. 8-Ch Audio / 1-Ch Mic Record, 1-Ch Playback
- -. 10bit pipe-line ADC / 1\*DAC
- -. Input Analog PGA Control and control Gain digitally
- -. Linear PCM (8bit/16bit, 8K/16K/32K/44.1K)
- -. G.711 a-law/u-law (8bits, 8K/16K/32K/44.1K)
- -. Input Mixing, Digital Volume, Mute Detection
- -. SSP/DSP/I2S Interface (Master/Slave mode)
- -. Cascade mode (up to 2 cascade support)
  - > 18-channels recording (with 2-channels MIC recording), mixing output, playback

#### **■ MISC**

- -. Built in Clock PLL
- -. Single 27M OSC for 720H/960H/COMET/AHD1.0/AHD2.0 all video standards
- -. Built in 4-Ch Motion Detector(32x24)
- -. Support Coaxial Protocols for supported all video standard
- -. Support Each Channel MPP Pin and IRQ Pin
- -. Support 2 Video Output Clocks with controlled bi-directional
- -. Support I2C serial Interface
- -. 1.2V / 3.3V Supply Voltage
- -. 76-eQFN, 9x9, 0.4p

#### Application

-. Video Security System


# Ordering Information

Device	Package	Temperature Range	
NVP6124B	76-eQFN	-20 ~ 80℃	

#### Related Products

- -. HI3520D/HI3521/HI3531
- -. HI3520D-V300/HI3521A/HI3531A(297Mhz)

# **Functional Block Diagram**



# **Contents**


1. Pin Information	6
1.1 Pin Assignments	6
1.2 Pin Description	7
2. AHD2.0 RX	9
2.1. Functional Overview	
2.2. Video Input Formats	11
2.3. Analog Front End (CLAMP, Anti-aliasing Filter, EQ Filter)	12
2.4. Genlock (Robust Sync Detection, Robust No-Video Detection)	
2.5. YCS (Y/C Separator)	13
2.6. Luma Processing	14
2.7. Chroma Processing	15
2.8. Data Output Order & Direction Control	
2.9. Output Format	17
2.10. Output Mode	20
2.12. Video Frame Control	28
2.13. Motion Detector	29
3. Audio Codec	31
3.1. Description	
3.2. Record Output	
3.3. Playback Output	
3.4. Audio Detection	
3.5. Cascade Operation	
4. Coaxial Protocol	20
4.1. PELCO PROTOCOL	
4.2. A-CP(AHD-Coaxial protocol)	
4.2. A-CP(And-Coaxial protocol)	40
5. I2C Interface	41
6. Register Description	42
6-1. Register Detail Description	80
VIDEO Registers	
Enable Registers	90
State Registers	
AUDIO Registers	
CLK Registers	

VIDEO Control Registers	110
MOTION Registers	115
COAXIAL Registers	
7. Electrical characteristics	126
7.1. Absolute Maximum Ratings	
7.2. Recommended Operating Condition	
7.3. DC Characteristics	
7.4. AC Characteristics	127
8. System Applications	128
8.1. 4-Channel, Master Mode	128
8.2. 8-Channel, Master Mode	129
8.3. 16-Channel, Master Mode	130
9. Package Information	121



# 1. Pin Information

# 1.1 Pin Assignments



# **1.2 Pin Description**

Name	Pin number	ber Type Descriptions					
System Clock / Reset							
RSTB	49	DI	System Reset (Active low)				
SYS_CLK	31	DI	OSC Input (27MHz)				
	Analog Video Inpo	ut Inte	rface				
VIN1, VIN2, VIN3, VIN4	2, 4, 6, 8	AI	Analog Video Input (1 ~ 4 Respectively)				
	Analog Audio Input/o	utput	Interface				
AIN1, AIN2, AIN3, AIN4 AIN5, AIN6, AIN7, AIN8	14, 15, 16, 17, 18, 19, 20, 21	AI	Analog Audio Input (1 ~ 8 Respectively)				
MICIN	23	ΑI	Mic Input				
AOUT	26	AO	Analog Audio Output				
COMP	25	A	Audio DAC Compensation pin.				
REXT	24	Α	Audio DAC external resistor pin				
	Digital Video I	nterfac	ce				
VDO1[7:0]	54, 55, 56, 57, 59, 60, 61, 62	0	Video Port 1 Output				
VDO2[7:0]	66, 67, 68, 69, 70, 71, 72, 73	0	Video Port 2 Output				
VCLK1,VCLK2	53, 65	0	Video Clock Output (1 ~ 2 Respectively)				
	ETC						
TEST	50	ļ	Chip Test Pin (Connect to Ground)				
IRQ	43	0	Interrupt Request Output				
MPP1,MPP2,MPP3,MPP4	52, 63, 64, 75	0	Multi-Purpose Pin Output1				
	Digital Audio I	nterfac	ce				
ACLK_REC	38	В	Clock for Record (M:output, S:Input)				
ASYNC_REC	39	В	Sync for Record(M:output, S:Input)				
ADATA_REC	40	0	Audio Digital Data for Record				
ADATA_SP	42	0	Audio Digital Data for Speaker				
ADATA_CASO	48	0	Audio Digital Data for Cascade Output				
ADATA_CASI	37	I	Audio Digital Data for Cascade Input				
ACLK_PB	34	В	Clock for Playback (M:output, S:Input)				
ASYNC_PB	35	В	Sync for Playback (M:output, S:Input)				
ADATA_PB			Audio Digital Data for Playback				
	I2C Interfa	ace					
SDA	46	В	I2C Interface R/W Data (3.3V tolerant)				
SCL	41	I	I2C Interface Clock (3.3V tolerant)				
SA1, SA0	44, 45	I	Slave Address				

Power						
VDD1D	VDD1D 30, 47, 51, 76		Digital Power (Digital 1.2V)			
VDD3D	33, 58, 74		Digital Power (Digital 3.3V)			
VDD3A	3, 7, 13, 22, 28, 29		Analog Power (Analog 3.3V)			
No Connect Pin						
NC	NC 9, 10, 11, 12, 27,32		OPEN			
Ground						
VSSA	VSSA 1, 5		Analog Ground			
GND	Exposed pad	G	Ground			

#### 2. AHD2.0 RX

**NVP6124B** is 4 Channels AHD2.0 RX and delivers high quality images. It accepts separates 4 CVBS/COMET/AHD1.0/AHD2.0 inputs from Camera and the other video signal sources.

It digitizes and decodes NTSC/PAL/COMET/AHD1.0/AHD2.0 video formats into digital components video which represents 8-bit ITU-R BT.656/1120(like) 4:2:2 format with 27/36/37.125MHz, 54/72/74.25MHz and 108/144/148.5/297MHz multiplexed. 54/72/74.25/108/144/148.5/297MHz multiplexed function will be available, because It built in Clock PLL.

**NVP6124B** includes 4 Channels analog processing circuit that comprise anti-aliasing filter, ADC, CLAMP, Equalizer filter. It shows the best picture quality adopted by high performance adaptive comb filter and vertical peaking filter. It also supports programmable Saturation, Hue, Brightness and Contrast and several function such as CTI, Programmable peaking filter, various compensation filters.

#### 2.1. Functional Overview

The AHD2.0 RX separates luminance and chrominance signals from CVBS/COMET/AHD1.0 /AHD2.0. Figure 2.1 show the block diagram of the **NVP6124B** Video processing.




Figure 2.1. AHD2.0 RX Video Processing of NVP6124B

The First step to decode CVBS/COMET/AHD1.0/AHD2.0 is to digitize the entire video signal using an A/D converter (ADC). Video inputs are usually AC-coupled and have a 75 Ohm AC and DC input impedance. As a result, the video signal must be DC restored every scan line during horizontal sync to position the sync tips at known voltage level using the AGC/CLAMP logic.(AGC)

**NVP6124B** decides the attenuated image signal level via cable by EQ pattern which is inserted by AHD TX in VBI region; compensates the attenuated image signals by equalizer compensation filter. (EQ Pattern)



The video signal also is low-pass filtered in Anti aliasing Filter to remove any high-frequency components that may result in aliasing.

Vertical sync and horizontal sync information are recovered in Genlock block.

In regard to various video formats like SD/HD/FHD, **NVP6124B** has the auto detection module for these video formats which uses different H/V Sync length according to each formats. (Video Standard Auto Detection)

When composite video signal is decoded, the luminance and chrominance are separated by YCS(Y/C Separator).

The quality of decoded image is strongly dependent on the signal quality of separated Y and C. To achieve best quality of image, Adaptive Comb Filter is used.

The color demodulator in chroma processing block accepts modulated chrominance data from Adaptive Comb Filter which generate Cb/Cr color difference data. During active video period, the chrominance data is demodulated using sin and cos subcarrier data.



# 2.2. Video Input Formats

**NVP6124B** supports NTSC/PAL/COMET/AHD1.0/AHD2.0 as all of the Video Formats. Table 2.1 show various Video Formats and Register Setting Value (VIDEO\_FORMAT, 0x08~0B[4:0], Bank0 / AHD\_MD, 0x81~84[3:0], Bank0 ) to support them.

Table 2.1. NVP6124B Input Video Image Formats

AHD_MD ( Bank0, 0x81~84[3:0] )	VIDEO_FORMAT ( Bank0, 0x08~0B[4:0] )	FORMAT	HxV	HZ	Fsc(MHz)
	0x00	NTSC-M,J	720x240 960x240	59.94	3.579545
	0x11	NTSC-4.43	720x240 960x240	59.94	4.43361875
0x0	0x1D	PAL-B,D,G,H,I	720x288 960x288	50	4.43361875
0x1	0x16	PAL-M	720x240 960x240	59.94	3.57561149
	0x1F	PAL-Nc	720x288 960x288	50	3.58205625
	0x15	PAL-60	720x240 960x240	60	4.433619
0x2	Don't care	P1080	1920x1080	30	Flexible
0x3	Don't care	P1080	1920x1080	25	Flexible
0x4	Don't care	P720	1280x720	60	Flexible
0x5	Don't care	P720	1280x720	50	Flexible
0x6	Don't care	P720	1280x720	30	Flexible
0x7	Don't care	P720	1280x720	25	Flexible

# 2.3. Analog Front End (CLAMP, Anti-aliasing Filter, EQ Filter)

**NVP6124B** includes 4 Channel Analog Processing circuits that comprise anti-aliasing filter, EQ Filter, ADC and CLAMP. Because its design is dedicated for video application, Analog Processing circuit does not require external reference circuit. External coupling capacitance only is needed for **NVP6124B**. Figure 2.2 demonstrates the bode plot of Anti-aliasing Filter. Anti-aliasing Filter is controlled by Register and include bypass mode that don't have AFE filtering.




Figure 2.2. Anti-aliasing Filter characteristic

# 2.4. Genlock (Robust Sync Detection, Robust No-Video Detection)

**NVP6124B** provides a fully digital Genlocking circuitry. The digital Genlocking Circuitry use the locking method of the timing control signals such as horizontal sync, vertical sync, and the color subcarrier.

NVP6124B uses the proprietary Genlock mechanism for video application system.

It supports very Robust Sync Detection & Robust No-Video Detection, and it is also showed reliable operation in Non-standard signal and Weak-signal.



# 2.5. YCS (Y/C Separator)

The YCS is used to separate Y and C signal from CVBS/COMET/AHD1.0/AHD2.0 standard video signal. Therefore, The output image is sharper and clearer compared to other device. To achieve this, BSF(Band Split Filter) is used. Figure 2.3. shows partial Characteristic of BSF. According to Input

signal format, BSF characteristic can be selected.




Figure 2.3. Band Split Filter Characteristic

**NVP6124B** can also separate Y signal from C signal out of input CVBS using the Notch Filter. And according to internal criteria in the **NVP6124B**, the Notch and Comb filters can be mixed for use. In special case, use the Notch filter to separate Y signal from C signal to have a good-quality image.

# 2.6. Luma Processing

The high-frequency range of Y/C separated data has a relatively smaller magnitude than the low-frequency range. The high-frequency range makes the image more distinct and remarkable, but may induce worse coding efficiencies when video signal is compressed.

Figure 2.4. shows Peaking Filter Characteristic. **NVP6124B** provides the peaking filter and Gain control for emphasizing or depressing the high-frequency area to avoid this problem. The Peaking filter is applied to this purpose and its characteristics can be controlled by register (Y\_PEAK\_MODE, 0x18[7:4] / 0x19[7:4] / 0x1A[7:4] / 0x1B[7:4], Bank0) via I2C interface.




Figure 2.4. Peaking Filter Characteristic

# 2.7. Chroma Processing

The Chroma Processing mainly consists of 3 parts: demodulation, filtering, and ACC(Automatic Chroma-gain Control). The Chroma Demodulator receives modulated chroma from YC separator, and generates demodulated color difference data. Demodulated data must be low-pass filtered to reduce anti-aliasing artifacts.

Figure 2.5. shows chroma demodulation and filtering process. Chroma LPF frequency characteristics is demonstrated in Figure 2.6.

Users can select the chroma filter through I2C interface (CLPF\_SEL, 0x21/25/29/2D[3:0], Bank0).




Figure 2.5. Chroma Process




Figure 2.6. Chroma Low Pass filter Characteristic

# 2.8. Data Output Order & Direction Control

**NVP6124B** can change the order of the output pin in the All Output Mode as shown in Table 2.2. (VDO\_INV\_x, 0xD2[3:2] Bank1) Furthermore, as Clock and Data pins control direction so may it does nothing with interconnected back-end device and how control related control register as shown in Table 2.3. (VCLK\_x\_EN, 0xCA[7],0xCA[5] Bank1 / VDO\_x\_EN, 0xCA[3:1] Bank1 )

**Table 2.2. Data Output Pin Order Control** 

Address (Bank1)	state	Data Output of Port X
0-D0[0] VD0 INV 4		VDO_1 [7:0]
0xD2[3], VDO_INV_1	1	VDO_1 [0:7]
O-DOTOL MDO INIV O	0	VDO_2 [7:0]
0xD2[2], VDO_INV_2	1	VDO_2 [0:7]

**Table 2.3. Output Clock and Data Direction Control** 

Address (Bank1)	state	Data Output of Port X
		High'z
0xCA[7], VCLK_2_EN	1	Output VCLK_2 Enable
OVCATEL VICLA EN	0	High'z
0xCA[5], VCLK_1_EN	1	Output VCLK_1 Enable
0×CA[2:2] VDO 2 FN	<u>00</u>	High'z
0xCA[3:2], VDO_2_EN	<u>11</u>	Output DATA2 Enable
0::CA141 VDQ 4 EN	0	High'z
0xCA[1], VDO_1_EN	1	Output DATA1 Enable

# 2.9. Output Format

**NVP6124B** supports a format of standard ITU-R BT.656/1120(like) Ports of 2 is synchronized by each output clock(VCLK\_A~VCLK\_B). Phase of clock is controlled by VCLK\_SEL(BANK1, 0xCD[7:4]/0xCF[7:4]) and VCLK\_DLY\_SEL(BANK1, 0xCD[3:0]/0xCF[3:0]).

# 2.9.1. ITU-R BT.656/1120(like) Format

Codes of SAV and EAV are injected into data stream of ITU-R BT.656/1120(like) to indicate a start and a end of active. Note that a number of pixel for 1H active line is always constant regardless of the actual incoming line length. Therefore, variance of analog input signal is applied to a blank section except codes of EAV and SAV. Figure 2.7 shows data stream of ITU-R BT.656/1120(like) format. If length of 1H of analog input signal increase or decrease, number of pixel of 'A' increase or decrease.




Figure 2.7. Region of active is constant



# 2.9.2. Video Output Timing Information

The AHD2.0 output timing like with SD resolution. But some synchronous signals difference with SD resolution as Field information that does not separated EVEN/ODD field. There is next sentence shown timing diagram point of video output.

# 2.9.2.1 720P@ 30P/25P, 60P/50P H/V Timing





Figure 2.8. 720P@30P/25P, 60P/50P Horizontal Timing Diagram



LINE NUMBER	F	V
1–25 26–745 746–750	0 0 0	1 0 1

Figure 2.9. 720P@30P/25P, 60P/50P Vertical Timing Diagram

# 2.9.2.2 1080P@ 30P, 25P H/V Timing





Figure 2.10. 1080P@30P,25P Horizontal Timing Diagram



LINE F V
NUMBER

1-41 0 1
42-1121 0 0
1122-1125 0 1

Figure 2.11. 1080P@30P,25P Vertical Timing Diagram

# 2.10. Output Mode

The NVP6124B output to the back-end devices whether transferring a channel by a port or 2/4-channels multiplexed output by a port. It is that as much as possible multiplexed channels by a port's output frequency same to sum of multiplexed video's frequency. The NVP6124B supports that output of 27/36/37.125/54/72/74.25/108/144/148.5/297MHz Data Rate.

#### 2.10.1 Single Output Mode

Basically, a video channel output through a port. **NVP6124B** output 2-clocks that VCLK1, VCLK2 and output 2-data that VDO1[7:0], VDO2[7:0]. There is timing as shown in Figure 2.12. For VCLK1 and VCLK2 phase adjustment can be made against VDO1~VDO2 using "Clock Delay Control" Registers.

- (VCLK\_x\_SEL, 0xCD/CF[7:4], Control of Output Clock1, 2)
- (VCLK\_x\_DLY\_SEL, 0xCD/CF[3:0], Control of Phase in Output Clock1, 2)
- (CH\_OUT\_SELx, 0xC8, 0xC9, Control how many multiplexed channel in a port)




Figure 2.12. Block Diagram of Single-Channel Output

# 2.10.2 2-Multiplex Output Mode

In the 2-Multiplex Output Mode, **NVP6124B** output multiplexed 2-channels video through in a port. Figure 2.13 shown as multiplexed with 2-channels video output to VDO1~VDO2. For VCLK1 and VCLK2 phase adjustment can be made against VDO1~VDO2 using "Clock Delay Control" Register.

- (VCLK\_x\_SEL, 0xCD/0xCF[7:4], Control of Output Clock1, 2)
- (VCLK\_x\_DLY\_SEL, 0xCD/0xCF[3:0], Control of Phase in Output Clock1, 2)
- (CH\_OUT\_SELx, 0xC8, 0xC9, Control how many multiplexed channel in a port)




Figure 2.13. Block Diagram of Multiplexed 2-Channels Output

# 2.10.3 4-Multiplex Output Mode

In the 4-Multiplex Output Mode, **NVP6124B** output multiplexed 4-channels video through in a port. But is not multiplex AHD2.0 resolution due to same VCLK frequency with AHD2.0 sampling frequency. Figure 2.14 shown as multiplexed with 4-channels video output to VDO1~VDO2. For VCLK1 and VCLK2 phase adjustment can be made against VDO1~VDO2 using "Clock Delay Control" Register.

- (VCLK\_x\_SEL, 0xCD[7:4]/0xCF[7:4], Control of Output Clock)
- (VCLK\_x\_DLY\_SEL, 0xCD[3:0]/0xCF[3:0], Control of Phase in Output Clock)
- (CH\_OUT\_SELx, 0xC8, 0xC9, Control how many multiplexed channel in a port)




Figure 2.14. Block Diagram of Multiplexed 4-Channels Output

- Example of 148.5MHz(960H) D1 Data Output Mode with Channel ID
  - 1. In case of VDO1 output port and VCLK1 output clock use.
  - 2. Set VDO1 output(CH\_OUT\_SEL1, BANK1, 0xC8[3:0] = 0x8) and VCLK1 output (VCLK1\_SEL, BANK1,0xCD[7:4] = 0x4 or 0x5).
  - 3. Set Channel ID Type (Refer to CHID\_TYPE(Bank0, 0x54[2:0]) Register Description)
  - 4. And then NVP6124B generate 148.5MHz(960H) clock and data output (Figure 2.15)

If you want to confirm the 148.5MHz Data using FPGA or Other device, Execute 5~11 item in next page.




Figure 2.15. NVP6124B generate 148.5MHz(960H) clock and data output

5. FPGA or equivalent devices which is input 148.5MHz time multiplexed data output, need to align with same channel data(37.125MHz 1,2,3,4 channel). Figure 2.16. shows how to use Channel ID as a example.




Figure 2.16. NVP6124B Select Channel ID

- 6. CHID\_TYPE(BANK0, 0x54[2:0]=001) mode described in top of Figure 2.16.
- 7. To generate 2bit digit, Design 2bit counter with VCLK1 (The 2bit digit means each channel).
- 8. Using 2bit digit, Convert from 148.5MHz Data to 37.125MHz Data (Wrong sorting part in Figure 2.16.). and then Define the 2bit digit ( **0** : Ch1 data, **1** : Ch2 data, **2** : Ch3 data, **3** : Ch4 data). namely, 148.5MHz data output separate only with 37.125MHz, 4channel data, is not align with channel data where becomes mapping in counter value.
- 9. For mapping between separated each channel data and specified counter value, Select channel among separated each channel (1CH selected in Figure 2.16.).

  If selected channel data become Right sorting condition, other 3 channel is sorted automatically.
- 10. Check the 1ch data output when 2bit counter value is only '0' and then Search the EAV/SAV[3:0] after FF 00 00 Code.
- 11. If the EAV/SAV[3:0] is '2', make a counter reset to '3' (Refer to Blue color in Figure 2.16.)
- 12. Become Right sorting part.



# 2.10.4. 148.5MHz 2-Ch FHD\_X Data Output Mode

Operated in the 148.5MHz FHD\_X Data Out Mode, **NVP6124B** outputs VCLK01, VCLK02 and VDO1[7:0], VDO2[7:0] in the timing as shown in Figure 2.17. Two Channel FHD\_X data stream represents 8bit BT.656/1120(like) 4:2:2 format with 148.5MHz multiplexed.

For VCLK01 and VCLK02 phase adjustment can be made against VDO1~VDO2 using "Clock Delay Control" Register.

- (VCLK\_x\_SEL, 0xCD[7:4]/0xCF[7:4]=0x4 or 5, Control of Output Clock)
- (VCLK\_x\_DLY\_SEL, 0xCD[3:0]/0xCF[3:0]=0x0~F, Control of Phase in Output Clock)
- (CH\_OUT\_SELx, 0xC8/0xC9=0x11, Control how many multiplexed channel in a port)




Figure 2.17. FHD\_X 2Channel mixed @148.5MHz Data Output

# 2.10.5. 297MHz 4-Ch FHD\_X Data Output Mode

Operated in the 297MHz FHD\_X Data Out Mode, **NVP6124B** outputs VCLK01, VCLK02 and VDO1[7:0], VDO2[7:0] in the timing as shown in Figure 2.18. Four Channel FHD\_X data stream represents 8bit BT.656/1120(like) 4:2:2 format with 297MHz multiplexed.

For VCLK01 and VCLK02 phase adjustment can be made against VDO1~VDO2 using "Clock Delay Control" Register.

- (VCLK\_x\_SEL, 0xCD[7:4]/0xCF[7:4]=0x4 or 5, Control of Output Clock)
- (VCLK\_x\_DLY\_SEL, 0xCD[3:0]/0xCF[3:0]=0x0~F, Control of Phase in Output Clock)
- (CH\_OUT\_SELx, 0xC8/0xC9=0x33, Control how many multiplexed channel in a port)




Figure 2.18. FHD\_X 4Channel mixed @297MHz Data Output

# 2.11. 297Mhz interface and Multi Standard Output Mode

NVP6124B supports the frequency of output data up to 297Mhz at maximum. Two Channel FHD data stream represents 8bit BT.656/1120(like) 4:2:2 format with 297MHz multiplexed 1-port. Also, NVP6124B can output 2ch or 4ch signals with different standards(CVBS, 720p, 1080p) through 1-port.

Avaliable output combinations are as below.

- (1) 1-port 2-Channel combination
- a. CVBS + 720P
- b. CVBS + 1080P
- c. 720P + 1080P
- d. 1080P + 1080P
- (2) 1-port 4-Channel combination
- a. CVBS 2CH + 720P 2CH
- b. CVBS 2CH + 1080P\_X 2CH
- c. CVBS + 720P + 1080P\_X 2CH
- d. 720P 4CH
- e.1080P\_X 4CH



# 2.12. Video Frame Control

The **NVP6124B** supports that a frame control of video output. So it is function that the decoder's output masking by the EAV/SAV make to blank region. If set to FRM\_NRT\_ON is High, so output finally which set by FRM\_NRT\_SEQ[29:0] that each a bit of FRM\_NRT\_SEQ[29:0] match to each a frame. And the FRM\_NRT\_SEQ rotates continuous then to end from FRM\_NRT\_SEQ[0] to FRM\_NRT\_SEQ[29]. If the FRAME\_NRT\_SEQ bit set to Low, a apply frame has blank region. So, It received back-end device nothing to do because is not active region.




Figure 2.19. Method for Control Video Frame

#### 2.13. Motion Detector

**NVP6124B** supports 4-Channels motion detection function. It supports the output of the detected motion information on the screen. The function allows a screen such as the one shown in Figure 2.20. to be divided in 192 sections each of which can generate information on the motion detection information.

For each section, motion detection can be controlled to be set at on/off. Once a motion is detected, the screen can be rendered dark or reversed in the unit of field to have the spot of the motion generated to be indicated in the screen.




Figure 2.20. Motion Block Mapping

#### 2.13.1. How to Operate the Motion Detection Function

- 1). Set the Motion detection On (Bank2, 0x00/02/04/06[4]) Set at low
- 2). Set the area for which to detect motion
  - : The screen is divided into 192 sections and each section is matched one to one.
    - (BANK2, 0x20~0x37 Channel 1, Bank2, 0x38~4F Channel 2)
    - (BANK2, 0x50~0x67 Channel 3, Bank2, 0x68~7F Channel 4)

- 3). Set the motion sensitivity 1 (Pixel Sensitivity: Set at BANK2, 0x10)
- 4). Set the motion sensitivity 2 (Temporal Sensitivity : Set at BANK2 0x01/03/05/07)
  : When setting motion sensitivity, it is recommended to set the pixel sensitivity at "0x60" and use the temporal sensitivity to send the sensitivity to situation.
- 5). Output of Motion Detection
  - : Motion information generated from each section is not to be generated separately through data interface. In other words, the motion information needs to be confirmed in the register or It is not included in the BT.656/1120(like) data.
  - : Motion information generated from each area can be displayed on the screen.

    Display can be done through three approaches. This can be controlled using MOTION\_PIC (BANK2, 0x00/02/04/06[1:0]).



# 3. Audio Codec

# 3.1. Description

**NVP6124B** outputs PCM digital audio signals converted from analog audio input signals and analog audio signals converted from PCM digital audio signals. **NVP6124B** has 9 channels ADC and 1 channel DAC for audio signal.

Audio data convert to G.711 PCM and Linear PCM data, and these converted data is outputted via DSP/SSP/I2S interfaces. The output data will be saved at hard disk or any other storages. This process - to convert and save audio data into storage - is usually called as "Record Output".

The saved audio data is inputted to **NVP6124B** via DSP/SSP/I2S interfaces. The input audio data is outputted via audio DAC. This process is named as "Playback Output".

**NVP6124B** selects one audio input signal among 9 analog audio input(8-Ch Audio/1-Ch mic) and this audio is outputted through audio ADC and audio DAC. And it also supports directly mixed audio output signal which 9 analog audio inputs are mixed. This function usually is called by "Live Output".

In addition, **NVP6124B** supports audio mute detection and cascade function up to 2 chips - 18 audio channels(16-Ch Audio/2-Ch mic)

# 3.2. Record Output

Analog audio data is converted to PCM data and this data is outputted to the other **NVP6124B** or other IC via DSP/SSP/I2S interfaces. Record output is useful function to save compressed audio data into storage. Analog audio signal is finally outputted to ADATA\_REC pin used for data of each channel and ADATA\_SP pin used for one mixed signal of each channel's data. The output data from ADATA\_SP pin is either same data of ADATA\_REC pin or mixed signal of each channel's data.

PCM data is categorized based on sampling frequency, sampling data bit width and PCM method. G.711 (A-law/Mu-law), unsigned linear PCM and linear PCM are supported. 8KHz / 16KHz and 8bit/16bit are used for sampling frequency and sampling data bit width, respectively. Refer the following table when you set the register value.

BANK1 8K/16bit 16K/8bit 16K/16bit 8K/8bit ADDR VALUE VALUE ADDR ADDR VALUE VALUE ADDR ADDR VALUE VALUE ADDR 0x00[0] 0x00[0] 0x07[3] 0x00[0] 0x00[0] 0x00[0] 0x00[0] 0 0x07[3] 0x07[2] 0x07[3] 0x07[3] 0x07[3] Linear 0x07[3] 0 0 0x07[2] **PCM** 0x07[2] 0x07[2] 0x07[2] 0x07[2] 0 0x08[5:4] 0x08[5:4] 0x08[5:4] 00 0x08[5:4] 00 0x08[5:4] 00 00 0x08[5:4] 00 0 0x00[0] [0]00x0 0 0x00[0] 0 0x00f01 0 10100x0 10100x0 Jnsigne 0x07[3] 0x07[3] 0x07[3] 0x07[3] 0 0x07[3] 0 0x07[3] Linear 0x07[2] 0x07[2] 0 0x07[2] 0 0x07[2] Ò 0x07[2] 0x07[2] **PCM** 0x08[5:4] 01 0x08[5:4] 0x08[5:4] 01 0x08[5:4] 0x08[5:4] 01 0x08[5:4] 01 0x00[0] 0 0x00[0] 0x00[0] 0 [0]00x0 0 0x00[0] 0 [0]00x0 0x07[3] 0x07[2] 0x07[3] 0x07[2] 0x07[3] 0x07[2] 0x07[3] 0x07[2] 0x07[3] 0x07[2] 0x07[3] 0x07[2] 0 0 1 1 G.711 0 0 **U-law** 0x08[5:4] 0x08[5:4] 10 0x08[5:4] 10 0x08[5:4] 10 0x08[5:4] 10 10 0x08[5:4] 10 0x08[6] 0x08[6] 0x08[6] 0x08[6] 0x08[6] 0x08[6] 0 0x00[0] 0 0x00[0] 0 0x00[0] 0 0x00[0]0 0x00[0] 0x00[0]0x07[3] 0x07[2] 0x07[3] 0x07[2] 0x07[3] 0x07[2] 0x07[3] 0x07[2] 0x07[3] 0x07[2] 0x07[3] 0x07[2] 0 0 G.711 Ō 0 0 A-law 0x08[5:4] 0x08[5:4] 0x08[5:4] 10 10 0x08[5:4] 10 0x08[5:4] 10 10 10 0x08[5:4] 0x08[6] 0x08[6] 0x08[6] 0x08[6] 0x08[6] 0x08[6]

Table 3.1. Sampling & PCM coding setting

DSP / SSP / I2S interfaces are supported as output data format. In addition, slave mode and master mode are also supported. At slave mode, input clock and synchronized signal come from external ICs, however Master mode generates clock and synchronized signal in itself.

#### 3.2.1 Data Output Interface

**NVP6124B** outputs "Record Output" using ACLK\_REC, ASYNC\_REC, ADATA\_REC and DATA\_SP. ACLK\_REC is a reference clock signal for Record Output Data and ASYNC\_REC is a reference synchronization signal for Record Output Data. ADATA\_REC and ADATA\_SP are synchronized Record Output, data with reference clock and reference synchronized signal.

BANK1 SSP **DSP 12S** ADDR VALUE ADDR VALUE ADDR VALUE 0x07[0] 1 0x07[0] 1 0x07[0] 0 Master 0x07[1] 0 0x07[1] 0x07[1] 0 0x07[7] 0x07[7] 0x07[7] 1 1 1 0 0x07[0] 1 0x07[0] 1 0x07[0] **Slave** 0x07[1] 0 0x07[1] 0x07[1] 0x07[7] 0x07[7] 0x07[7]

Table 3.2 Record Output Interface configuration

ACLK\_REC is a reference clock of Record Output Data and ASYNC\_REC is reference synchronized signal. ACLK\_REC and ASYNC\_REC signal support slave mode accepted external signals and master mode generating clock and synchronization signal in itself. And



DSP/SSP/I2S interfaces are supported by configuration of these pins defined by internal register setting value.

Figure 3.1, 3.2, 3.3 shows timing diagram of I2S, DSP, and SSP mode, respectively.

These figures show timing relation among ASYNC\_REC, ACLK\_REC and ADTA\_REC, and ADATA\_SP is outputted using same interface method of ADATA\_REC. Polarity of ACLK\_REC clock is changed by setting of internal register value (RM\_CLK, 0x07[6], BANK1).




Figure 3.1 I2S mode




Figure 3.2 DSP mode




Figure 3.3 SSP mode

# 3.2.2. 2/4/8/16-Channel Data Output(256 fs)

ADATA\_REC supports up to 8 channel audio using single chip and up to 16 channel audio in cascade mode. In this case, the bit-rate of the audio signal should be 256 fs(RM\_BITRATE, 0x07[5:4], BANK1). The number of output channel is configured by internal register value (R\_MULTCH, 0x08[1:0], BANK1) and the order of output channel is configured by internal register value (R\_SEQ, 0x09 ~ 0x12, / MIC\_SEQ, 0x3C ~ 0x3D, BANK1).

Therefore, the order of audio output can be changed.




Figure 3.4. audio 2/4/8/16 channel data output <I2S mode, 256fs>




Figure 3.5. audio 2/4/8/16channel data output <DSP/SSP mode, 256fs>

#### 3.2.3. 2/4/8/16-Channel Audio Data Output with 2-Channel Mic Data(320 fs)

ADATA\_REC supports up to 9 channels(8-Ch audio/1-Ch mic) using single chip and up to 18 channel(16-Ch audio/2-Ch mic) in cascade mode. In this case, the bit-rate of the audio signal should be 320 fs(RM\_BITRATE, 0x07[5:4], BANK1).

The number of output channel is configured by internal register value (R\_MULTCH, 0x08[1:0], BANK1) and the order of output channel is configured by internal register value (R\_SEQ, 0x09 ~ 0x12, / MIC\_SEQ, 0x3C ~ 0x3D, BANK1). Therefore, the order of audio output can be changed.




Figure 3.6 audio 2/4/6/8/16 channel data output(with 2 channel mic) <12S mode, 320fs>




Figure 3.7. audio 2/4/8/16 channel data output(with 2 channel mic) <DSP/SSP mode, 320fs>

#### 3.2.4. ADATA\_SP Output

ADATA\_SP supports 3 kinds of output method. Firstly, the output data of ADATA\_SP pin is the exactly same as those of ADATA\_REC except output data sequence. The order of output data is opposite. If the output data order of ADATA\_REC is "CH1, CH2, CH9, CH10", the output data order of ADATA\_SP is "CH16, CH15, CH8, CH7". That is to say, two output pin -ADATA\_SP and ADATA\_REC are complement relationship. Secondly, one of input signals is selected as output signal of ADATA\_SP. The selectable input signal ranges from analog input signal to ADATA\_PB signal. Lastly, mixed data of input signal is selected as the output signal of ADATA\_SP. The mixing gain of each channel's input signal is determined by internal register setting value (MIX\_RATIO, 0x16 ~ 0x21[7:0], BANK1).

The output configuration of ADATA\_SP is determined by internal register setting. First and second configuration are determined by (R\_ADATSP, 0x08[2], BANK1), and second and third configuration are determined by (L\_CH\_OUTSEL, 0x24[4:0], BANK1) and (R\_CH\_OUTSEL, 0x25[4:0], BANK1). In this case, L\_CH\_OUTSEL and R\_CH\_OUTSEL select one of input channels or mixed data.




Figure 3.8 ADATA\_SP Output <I2S mode>




Figure 3.9 ADATA\_SP Output <DSP/SSP mode>

#### 3.3. Playback Output

Playback is to output stored audio data to external device through DAC after internal processing.

**NVP6124B** gives and takes a clock and synchronization signal through ACLK\_PB and ASYNC\_PB pin. In this case, interface is the exactly same as Record data's interface. When multi-channel audio is supported, selective playback for intended channel is enable using register setting (PB\_SER, 0x14[4:0], BANK1). In case of single channel, PB\_SEL should be set to "00000".

ACLK\_PB and ASYNC\_PB supports Master mode and Slave mode. In master mode, ACLK\_PB and ASYNC\_PB are outputted by **NVP6124B**, and clock and synchronization signal come from external devices at slave mode. Master/Slave mode is selected by setting internal register (PB\_MASTER, 0x13[7], BANK1).

ADATA\_PB accepts an audio data synchronized with ACLK\_PB and ASYNC\_PB. ACLK\_PB and ASYNCP accept I2S/DSP/SSP mode input and output, and I2S and DSP mode is set by internal register value (PB\_SYNC, 0x13[0], BANK1). When DSP mode is selected, DSP/SSP mode is set by (PB\_SSP, 0x13[1], BANK1). The relation of clock, synchronized signal and data are the exactly same as that of record/mix output. PB\_CLK can be inverted for all modes using setting of register(PB\_CLK, 0x13[6], BANK1).

#### 3.4. Audio Detection

**NVP6124B** has an audio mute detection block for individual 9 channels. The mute detection scheme uses absolute/differential amplitude detection method. The detection method and accumulated period are defined by the ADET\_MODE(0x29[3], BANK1) and ADET\_FILT (0x29[2:0], BANK1) register, and the detecting threshold values are defined by ADET\_TH register(0x2C ~ 0x30, BANK1). According to this control bits and its result (audio detected), Interrupt is generated through the interrupt pins.

#### 3.5. Cascade Operation

**NVP6124B** supports cascade mode. Maximum 2 **NVP6124B** chips can be connected together for cascade mode and can be processed 18 channel audio encoding data(16-Ch Audio/2-Ch mic). Cascade is enabled by setting register(CHIP\_STAGE, 0x06[1:0], BANK1). Figure 3.10 shows how to connect **NVP6124B** for the cascade mode. In this case, analog audio AOUT1 is assigned to AIN1-16 and MICIN1-2. 1 channel audio or all channel mixed audio signal is selected as output signal set by MIX\_OUTSEL(0x23[4:0], BANK1).




Figure 3.10. Consist of Cascade System using 2-NVP6124B

#### 4. Coaxial Protocol

**NVP6124B** includes Coaxial Protocol generator that sends control signal from a controller to a pan and tilt, receiver driver, or camera and lens on the video signal. **NVP6124B** supports Protocol for CVBS/COMET(PELCO) & AHD(A-CP). It depends on Coaxial Cable impedance characteristic. This document presents the concept of Coaxial Protocol. Coaxitron is Pelco's name for a method of sending control signaling from a controller to a pan and tilt, receiver driver, or camera and lens on the video signal (Known as "Up The Coax" or "UTC")

#### 4.1. PELCO PROTOCOL

There are two types of Coaxitron command structures. One type, Standard Coaxitron,. is a series of 15 pulses, or data bits, that are sent within video line 18 of a video field. The other type, Extended Coaxitron, is a series of 32 pulses, where 16 pulses are sent in line 18 and 16 pulses in line 19 of a video field. Refer to Figure 4.1. No pulses are sent when the system is in an idle state




Figure 4.1. Coaxitron Active line

Coaxitron is a pulse width modulated (PWM) That is inserted into video vertical blanking interval. A 2us pulse represents a one(1) and a 1us pulse represents a zero(0). There is a start bit (always high level), a data bit (low or high level) and a stop bit (always low level).

Refer to Figure 4.2. and Figure 4.3.




Figure 4.2. Description of One Coaxitron Bit




Figure 4.3. Coaxitron Bit Timing

NVP6124B is able to control coaxitron timing format on the video signal.

Start Active line of Coaxitron (BL\_TXST, 0x03~04[3:0],0x83~84[3:0], BANK3~4) is 18<sup>th</sup> line on VBI. Pulse width of Coaxitron (BAUD, 0x00/0x80, BANK3~4) is fixed 1us. The size of Coaxial Data (PELCO\_TXDAT, 0x20~23,0xA0~A3, BANK3~4) is 4 bytes. Refer to Figure 4.4.




Figure 4.4. Data Structure of Coaxitron Origins (VBI 18th)

#### 4.2. A-CP(AHD-Coaxial protocol)

It is an acronym of AHD Coaxial Protocol. This term signifies the interactive communication protocol between Image Signal Processor.

As a major feature, A-CP Data located in the 17~20<sup>th</sup> line. Also Data is 8bit each line. In this regard, please refer to the application note.



#### 5. I2C Interface

I2C interface requires 2 wires, SCL (I2C clock) & SDA (I2C R/W data). **NVP6124B** provides special device ID as slave addresses (SA0, SA1). So any combination of 7 bit can be defined as slave address of **NVP6124B**. The Figure 5.1 shows read/write protocol of I2C interface. The 1st byte transfers slave address and read/write information. For write mode, the 2nd byte transfers base register index and the 3rd byte transfers date to be written.

For read mode, reading data is transferred during 2nd byte period. The brief I2C interface protocol is shown in Figure 5.2.




Figure 5.1. I2C Timing Diagram




Figure 5.2. I2C Slave Address Configuration

# **6. Register Description**

**☞ BANK0 Register(0x00~0x1F) : VIDEO** 

ADE	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P
	0x00					=				0x00	0x00	0x00
	0x01					-				0x00	0x00	0x00
	0x02	PD_ADAC		-RESERVED-		PD_VCH4	PD_VCH3	PD_VCH2	PD_VCH1	0xF0	0x20	0x20
	0x03				-RESE	RVED-		l		0x03	0x00	0x00
	0x04				-RESE	RVED-				0x00	0x00	0x00
	0x05				-RESE	RVED-				0x00	0x00	0x00
	0x06					•				1	-	-
	0x07					-			UT		-	-
	0x08	AUTO_1	BSF_M	ODE_1		V	DEO_FORMAT	_1		0x00	0x00	0x00
	0x09	AUTO_2	BSF_M	ODE_2		V	DEO_FORMAT	_2		0x00	0x00	0x00
	0x0A	AUTO_3	BSF_M	ODE_3		V	DEO_FORMAT	_3		0x00	0x00	0x00
	0x0B	AUTO_4	BSF_M	ODE_4		V	DEO_FORMAT	_4		0x00	0x00	0x00
В	0x0C				BRIGHT	NESS_1				0x08	0xF4	0xF4
	0x0D				BRIGHT	NESS_2				0x08	0xF4	0xF4
Α	0x0E				BRIGHT	NESS_3				0x08	0xF4	0xF4
N	0x0F				BRIGHT	NESS_4				0x08	0xF4	0xF4
κ	0x10				CONTR	RAST_1				0x88	0x90	0x90
	0x11				CONTR	RAST_2				0x88	0x90	0x90
0	0x12				CONTR	RAST_3				0x88	0x90	0x90
	0x13				CONTR	RAST_4				0x88	0x90	0x90
	0x14		H_SHAR	PNESS_1			V_SHAR	PNESS_1		0x90	0x90	0x90
	0x15		H_SHAR	PNESS_2			V_SHAR	PNESS_2		0x90	0x90	0x90
	0x16		H_SHAR	PNESS_3			V_SHARI	PNESS_3		0x90	0x90	0x90
	0x17		H_SHAR	PNESS_4			V_SHAR	PNESS_4		0x90	0x90	0x90
	0x18		Y_PEAK_	MODE_1			Y_FIR_I	MODE_1		0x00	0x00	0x00
	0x19		Y_PEAK_	MODE_2			Y_FIR_I	MODE_2		0x00	0x00	0x00
	0x1A		Y_PEAK_	MODE_3			Y_FIR_I	MODE_3		0x00	0x00	0x00
	0x1B		Y_PEAK_	MODE_4			Y_FIR_I	MODE_4		0x00	0x00	0x00
	0x1C				-RESE	RVED-				0xAF	0xAF	0xAF
	0x1D		-RESERVED-									
	0x1E				-RESE	RVED-				0xAF	0xAF	0xAF
	0x1F				-RESE	RVED-				0xAF	0xAF	0xAF

## **☞ BANK0 Register(0x20~0x3F) : VIDEO**

ADI	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P
	0x20	ACC_OFF_1		-RESERVED-			ACC_GAI	N_SPD_1		0x2F	0x2F	0x2F
	0x21	PAL_CM_ OFF_1		IF_FIR_SEL_1			CLPF_	SEL_1		0x92	0x92	0x92
	0x22		-		COLOROFF_1		с_кі	LL_1		0x0B	0x0B	0x0B
	0x23	FLD_DET	_MODE_1	-RESE	ERVED-		NOVID_E	DET_B_1		0x43	0x43	0x43
	0x24	ACC_OFF_2		-RESERVED-			ACC_GAI	N_SPD_2		0x2F	0x2F	0x2F
	0x25	PAL_CM_ OFF_2		IF_FIR_SEL_2			CLPF_	SEL_2		0x92	0x92	0x92
	0x26		-		COLOROFF_2		С_КІ	LL_2		0x0B	0x0B	0x0B
	0x27	FLD_DET	_MODE_2	-RESE	ERVED-		NOVID_I	DET_B_2		0x43	0x43	0x43
	0x28	ACC_OFF_3		-RESERVED-			ACC_GAI	N_SPD_3		0x2F	0x2F	0x2F
	0x29	PAL_CM_ OFF_3		IF_FIR_SEL_3			CLPF_	SEL_3		0x92	0x92	0x92
	0x2A		-		COLOROFF_3		с_кі	LL_3		0x0B	0x0B	0x0B
	0x2B	FLD_DET	_MODE_3	-RESE	ERVED-		NOVID_E	DET_B_3		0x43	0x43	0x43
	0x2C	ACC_OFF_4		-RESERVED-			ACC_GAI	N_SPD_4		0x2F	0x2F	0x2F
	0x2D	PAL_CM_ OFF_4		IF_FIR_SEL_4			CLPF_	SEL_4		0x92	0x92	0x92
В	0x2E		-		COLOROFF_4		с_кі	LL_4		0x0B	0x0B	0x0B
A	0x2F	FLD_DET	_MODE_4	-RESE	ERVED-		NOVID_E	DET_B_4		0x43	0x43	0x43
N	0x30		-RESERVED-				Y_DELAY_1			0x12	0x12	0x12
K	0x31		-RESERVED-	77			Y_DELAY_2			0x12	0x12	0x12
0	0x32		-RESERVED-				Y_DELAY_3			0x12	0x12	0x12
	0x33		-RESERVED-				Y_DELAY_4			0x12	0x12	0x12
	0x34		PED_ON_1			-RESE	RVED-			0x02	0x04	0x04
	0x35	-	PED_ON_2			-RESE	RVED-			0x02	0x04	0x04
	0x36	-	PED_ON_3			-RESE	RVED-			0x02	0x04	0x04
	0x37	1	PED_ON_4			-RESE	RVED-			0x02	0x04	0x04
	0x38			II.	CTI_G	AIN_1				0x0A	0x0A	0x0A
	0x39				CTI_G	AIN_2				0x0A	0x0A	0x0A
	0x3A				CTI_G	AIN_3				0x0A	0x0A	0x0A
	0x3B				CTI_G	AIN_4				0x0A	0x0A	0x0A
	0x3C				SATURA	ATION_1				0x90	0x80	0x80
	0x3D				SATURA	ATION_2				0x90	0x80	0x80
	0x3E				SATURA	ATION_3				0x90	0x80	0x80
	0x3F				SATURA	ATION_4				0x90	0x80	0x80

## ■ BANK0 Register(0x40~0x5F): VIDEO

AD	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P
	0x40				HU	E_1				0x00	0x00	0x00
	0x41				ни	E_2				0x00	0x00	0x00
	0x42				HU	E_3				0x00	0x00	0x00
	0x43				HU	E_4				0x00	0x00	0x00
	0x44				U_G	AIN_1				0x00	0x00	0x00
	0x45				U_G	AIN_2				0x00	0x00	0x00
	0x46				U_G	AIN_3				0x00	0x00	0x00
	0x47				U_G/	AIN_4				0x00	0x00	0x00
	0x48				V_G	AIN_1				0x00	0x00	0x00
	0x49				V_G	AIN_2				0x00	0x00	0x00
	0x4A				V_G	AIN_3				0x00	0x00	0x00
	0x4B				V_G/	AIN_4				0x00	0x00	0x00
	0x4C				U_OFF	SET_1				0x00	0x00	0x00
В	0x4D				U_OFF	SET_2				0x00	0x00	0x00
	0x4E			4	U_OFF	SET_3				0x00	0x00	0x00
A	0x4F				U_OFF	SET_4				0x00	0x00	0x00
N	0x50				V_OFF	SET_1				0x00	0x00	0x00
K	0x51				V_OFF	SET_2				0x00	0x00	0x00
0	0x52					SET_3				0x00	0x00	0x00
	0x53					SET_4 NOVID_INF_IN				0x00	0x00	0x00
	0x54	FLD_INV_4	FLD_INV_3	FLD_INV_2	FLD_INV_1	_14	<u>'</u>	CHID_TYPE_14		0x01	0xF1	0x01
	0x55		CHID.	_			CHID_			0x10	0x10	0x10
	0x56		CHID	_VIN4			CHID_	_VIN3		0x10	0x10	0x10
	0x57					-				-	-	-
	0x58		<u> </u>		H_DE	LAY_1				0x80	0x80	0x78
	0x59				H_DE	LAY_2				0x80	0x80	0x78
	0x5A				H_DE	LAY_3				0x80	0x80	0x78
	0x5B				H_DE	LAY_4				0x80	0x80	0x78
	0x5C				V_DE	LAY_1				0x9E	0x9E	0x9E
	0x5D				V_DE	LAY_2				0x9E	0x9E	0x9E
	0x5E				V_DE	LAY_3				0x9E	0x9E	0x9E
	0x5F				V_DE	LAY_4				0x9E	0x9E	0x9E

## ■ BANK0 Register(0x60~0x7F) : VIDEO

AD	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P	
	0x60				HBLK_	END_1				0x00	0x00	0x00	
	0x61				HBLK_	END_2				0x00	0x00	0x00	
	0x62				HBLK_	END_3				0x00	0x00	0x00	
	0x63				HBLK_	END_4				0x00	0x00	0x00	
	0x64				VBLK_	END_1				0xBF	0xBF	0xBF	
	0x65				VBLK_	END_2				0xBF	0xBF	0xBF	
	0x66				VBLK_	END_3				0xBF	0xBF	0xBF	
	0x67				VBLK_	END_4				0xBF	0xBF	0xBF	
	0x68				H_CRC	)P_S_1				0x00	0x00	0x00	
	0x69				H_CRC	)P_S_2				0x00	0x00	0x00	
	0x6A				0x00	0x00	0x00						
	0x6B				0x00	0x00	0x00						
	0x6C				0x00	0x00	0x00						
В	0x6D				H_CRC	P_E_2				0x00	0x00	0x00	
A	0x6E				H_CRC	DP_E_3				0x00	0x00	0x00	
N	0x6F				H_CRC	DP_E_4				0x00	0x00	0x00	
κ	0x70		-		V_CRC	P_S_1				0x00	0x00	0x00	
0	0x71				V_CRC	P_S_2				0x00	0x00	0x00	
	0x72				V_CRC	P_S_3				0x00	0x00	0x00	
	0x73				V_CRC	P_S_4				0x00	0x00	0x00	
	0x74				V_CRC	P_E_1				0x00	0x00	0x00	
	0x75				V_CRC	P_E_2				0x00	0x00	0x00	
	0x76				V_CRC	P_E_3				0x00	0x00	0x00	
	0x77				V_CRC	P_E_4				0x00	0x00	0x00	
	0x78		BGDO	COL_2			BGDC			0x88	0x88	0x88	
	0x79		BGDO	COL_4			BGDC	OL_3		0x88	0x88	0x88	
	0x7A		DATA_OUT_MODE_2  DATA_OUT_MODE_1										
	0x7B		DATA_OUT_MODE_4 DATA_OUT_MODE_3										
	0x7C				-	-	-						
	0x7D					-				-	-	-	
	0x7E					-				-	-	-	
	0x7F					-				-	-	-	

#### BANK0 Register(0x80~0x9F) : VIDEO\_ENABLE

AD	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P
	0x80			-			EACH_R	EG_SET		0x00	0x0F	0x0F
	0x81			-			AHD_	MD_1		0x03	0x02	0x03
	0x82			-			AHD_	MD_2		0x03	0x02	0x03
	0x83			-			AHD_	MD_3		0x03	0x02	0x03
	0x84			-			AHD_	MD_4		0x03	0x02	0x03
	0x85		-		STD_MD_1		-		AV_960H_1	0x00	0x00	0x00
	0x86		-		STD_MD_2		-		AV_960H_2	0x00	0x00	0x00
	0x87		-		STD_MD_3		-	4 6	AV_960H_3	0x00	0x00	0x00
	0x88		-		STD_MD_4		-		AV_960H_4	0x00	0x00	0x00
	0x89				-RESERVED-				SEL960H_01	0x10	0x10	0x10
	0x8A				-RESERVED-				SEL960H_02	0x10	0x10	0x10
	0x8B				-RESERVED-				SEL960H_03	0x10	0x10	0x10
	0x8C				-RESERVED-				SEL960H_04	0x10	0x10	0x10
В	0x8D									-	-	-
A	0x8E				-RESE	RVED-				0x09	0x05	0x09
N	0x8F			447	-RESE	RVED-				0x09	0x05	0x09
κ						RVED-				0x09	0x05	0x09
0	0x91				-RESE	RVED-				0x09	0x05	0x09
	0x92			+	-RESERVED-	-			HZOOM_ON_1	0x00 0x00	0x00 0x00	0x00 0x00
	0x93 0x94				-RESERVED-				HZOOM_ON_2		0x00	0x00
	0x95				-RESERVED-				HZOOM_ON_3		0x00	0x00
	0x96				-RESERVED-				HZOOM_ON_4		0x00	0x00
	0x97					RVED-				0x00	0x00	0x00
	0x98		>		-RESE	RVED-				0x07	0x04	0x07
	0x99				-RESE	RVED-				0x07	0x04	0x07
	0x9A				-RESE	RVED-				0x07	0x04	0x07
	0x9B				-RESE	RVED-				0x07	0x04	0x07
	0x9C				-RESE	RVED-				0x00	0x00	0x00
	0x9D				-RESE	RVED-				0x00	0x00	0x00
	0x9E				-RESE	RVED-				0x00	0x00	0x00
	0x9F				-RESE	RVED-				0x00	0x00	0x00

#### **■ BANKO Register(0xA0~0xBF) : DELAY & STATUS**

AD	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P
	0xA0		DF_CD	ELAY_1			DF_Y_D	ELAY_1		0x00	0x00	0x00
	0xA1		DF_CD	ELAY_2			DF_Y_D	ELAY_2		0x00	0x00	0x00
	0xA2		DF_CD	ELAY_3			DF_YDI	ELAY_3		0x00	0x00	0x00
	0xA3		DF_CD	ELAY_4			DF_YDI	ELAY_4		0x00	0x00	0x00
	0xA4		DB_CD	ELAY_1			DB_Y_D	ELAY_1		0x00	0x01	0x00
	0xA5		DB_CD	ELAY_2			DB_Y_D	ELAY_2		0x00	0x01	0x00
	0xA6		DB_CD	ELAY_3			DB_YDI	ELAY_3		0x00	0x01	0x00
	0xA7		DB_CD	ELAY_4			DB_YDI	ELAY_4		0x00	0x01	0x00
	0xA8					-				·	-	-
	0xA9					-				-	-	-
	0xAA									-	-	-
	0xAB									-	-	-
	0xAC				-	-	-					
В	0xAD				-	-	-					
A	0xAE					-				-	-	-
N	0xAF			4 11 1	$\overline{}$					-	-	-
κ	0xB0					-				-	-	-
0	0xB1									_	_	
	0xB3					-				-	-	_
	0xB4					-				-	-	-
	0xB5					-				-	-	-
	0xB6					-				-	-	-
	0xB7		>			-				-	-	-
	0xB8			-		NOVID_04	NOVID_03	NOVID_02	NOVID_01	R	R	R
	0xB9			-		MOTION_04	MOTION_03	MOTION_02	MOTION_01	R	R	R
	0xBA				R	R	R					
	0xBB		T	T	R	R	R					
	0xBC	MUTE_08	MUTE_07	MUTE_06	MUTE_05	MUTE_04	MUTE_03	MUTE_02	MUTE_01	R	R	R
	0xBD	MUTE_16	MUTE_15	MUTE_14	MUTE_13	MUTE_12	MUTE_11	MUTE_10	MUTE_09	R	R	R
	0xBE			-		COAY BY	MUTEMIC_02	- COAY BY	MUTEMIC_01	R	R	R
	0xBF			-		COAX_RX_ DONE_4	COAX_RX_ DONE_3	COAX_RX_ DONE_2	COAX_RX_ DONE_1	R	R	R

## ■ BANK0 Register(0xC0~0xDF): STATUS

ADI	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P
	0xC0			-		NOVID_04B	NOVID_03B	NOVID_02B	NOVID_01B	R	R	R
	0xC1			-		MOTION_04B	MOTION_03B	MOTION_02B	MOTION_01B	R	R	R
	0xC2				-RESE	RVED-				R	R	R
	0xC3				-RESE	RVED-				R	R	R
	0xC4	MUTE_08B	MUTE_07B	MUTE_06B	MUTE_05B	MUTE_04B	MUTE_03B	MUTE_02B	MUTE_01B	R	R	R
	0xC5	MUTE_16B	MUTE_15B	MUTE_14B	MUTE_13B	MUTE_12B	MUTE_11B	MUTE_10B	MUTE_09B	R	R	R
	0xC6			-			MUTEMIC_ 02B	-	MUTEMIC_ 01B	R	R	R
	0xC7			-		COAX_RX_ DONE_4B	COAX_RX_ DONE_3B	COAX_RX_ DONE_2B	COAX_RX_ DONE_1B	R	R	R
	0xC8	RD_STATE_ CLR		-	STATE_HOLD					0x90	0x90	0x90
	0xC9			-		IRQ_INV		IRQ_SEL		0x00	0x00	0x00
	0xCA									-	-	-
	0xCB									-	-	-
	0xCC									-	-	-
В	0xCD									-	-	-
Α	0xCE									-	-	-
N	0xCF		1							-	-	-
K	0xD0	_1	1080P30_DET _1	1	720P60_DET_ 1			SDPAL_DET_1	SDNT_DET_1	R	R	R
0	0xD1	1080P25_DET _2	1080P30_DET _2	2	720P60_DET_ 2	720P25_DET_ 2	2	SDPAL_DET_2	SDNT_DET_2	R	R	R
	0xD2	1080P25_DET _3	1080P30_DET _3	3	3	720P25_DET_ 3	3 700D00 DET	SDPAL_DET_3		R	R	R
	0xD3	1080P25_DET _4	1080P30_DET _4	4 4	720P60_DET_ 4	720P25_DET_ 4	720P30_DET_ 4	SDPAL_DET_4	SDNT_DET_4	R	R	R
	0xD4				-	-				-	-	-
	0xD5					-				-	-	-
	0xD6					-				-	-	-
	0xD7					-				-	-	-
	0xD8				STATUS_A					R	R	R
	0xD9				STATUS_A					R	R	R
	0xDA				STATUS_A					R	R	R
	0xDB				STATUS_A	CC_GAIN4				R	R	R
	0xDC					•				-	-	-
	0xDD									-	-	-
	0xDE									-	-	-
	0xDF					-				-	-	-

## **☞ BANK0 Register(0xE0~0xFF) : STATUS**

AD	DRESS	[7]	[6]	[0]	Def.	30P	25P					
	0xE0				CMP_V	ALUE_1				R	R	R
	0xE1				CMP_V	ALUE_2				R	R	R
	0xE2				CMP_V	ALUE_3				R	R	R
	0xE3				CMP_V	ALUE_4				R	R	R
	0xE4				AGC_V	ALUE_1				R	R	R
	0xE5				AGC_V	ALUE_2				R	R	R
	0xE6				AGC_V	ALUE_3				R	R	R
	0xE7				AGC_V	ALUE_4				R	R	R
	0xE8		PN_READ_M	SB_VAL1[3:0]		FSC_CHG_ DONE1	CKILL1	FSC_LOCK_ DONE1	NOVIDEO1	R	R	R
	0xE9		PN_READ_M	SB_VAL2[3:0]		FSC_CHG_ DONE2	CKILL2	FSC_LOCK_ DONE2	NOVIDEO2	R	R	R
	0xEA		PN_READ_M	SB_VAL3[3:0]		FSC_CHG_ DONE3	CKILL3	FSC_LOCK_ DONE3	NOVIDE03	R	R	R
	0xEB		PN_READ_M	SB_VAL4[3:0]		FSC_CHG_ DONE4	CKILL4	FSC_LOCK_ DONE4	NOVIDEO4	R	R	R
	0xEC			-		AGC_LOCK_04	AGC_LOCK_03	AGC_LOCK_02	AGC_LOCK_01	R	R	R
В	0xED					CMP_LOCK_04	CMP_LOCK_03	CMP_LOCK_02	CMP_LOCK_01	R	R	R
A	0xEE					H_LOCK_04	H_LOCK_03	H_LOCK_02	H_LOCK_01	R	R	R
N	0xEF		4		-RESE	ERVED-				R	R	R
K	0xF0					-				-	-	-
0	0xF1	FLD	0_04	FLD	0_03	FLC	0_02	FLC	0_01	R	R	R
	0xF2					-	T			-	-	-
	0xF3					BW_04	BW_03	BW_02	BW_01	R	R	R
	0xF4				DEV_ID (NVP	6124B = 0x86)				R	R	R
	0xF5				RE	V_ID				R	R	R
	0xF6	A				•				-	-	-
	0xF7		-			-				-	-	-
	0xF8				-RESE	ERVED-				R	R	R
	0xF9	7			-RESE	ERVED-				R	R	R
	0xFA				-RESE	ERVED-				R	R	R
	0xFB				-RESE				R	R	R	
	0xFC		•								-	-
	0xFD				-RESE	ERVED-				R	R	R
	0xFE		-RESERVED-									
	0xFF			-			BANK	(_SEL		0x00	0x00	0x00

## ■ BANK1 Register(0x00~0x1F): AUDIO

ADI	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P
	0x00	PD_AAFE		-		RM_PB_PIN	PB_RM_PIN	FILTER_ON	EN_32K_ MODE	0x02	0x02	0x02
	0x01				AIGA	.IN_01				0x00	0x0A	0x0A
	0x02				AIGA	IN_02				0x00	0x0A	0x0A
	0x03				AIGA	IN_03				0x00	0x0A	0x0A
	0x04				AIGA	IN_04				0x00	0x0A	0x0A
	0x05		,		MIGA	JN_01				0x00	0x0A	0x0A
	0x06	CAS_PB	TRANS_MODE	•	CAS_PIN	-RESE	RVED-	CHIP_	STAGE	0x1B	0x1B	0x1B
	0x07	RM_MASTER	RM_CLK	RM_BI	TRATE	RM_SAMRATE	RM_BITWID	RM_SSP	RM_SYNC	0xC8	0xC8	0xC8
	0x08	RM_BIT_ SWAP	RM_LAW_SEL	RM_FC	DRMAT	R_ADATSP2	R_ADATSP	R_MU	ILTCH	0x03	0x03	0x03
	0x09	R_SEQ_08[4]	R_SEQ_07[4]	R_SEQ_06[4]	R_SEQ_05[4]	R_SEQ_04[4]	R_SEQ_03[4]	R_SEQ_02[4]	R_SEQ_01[4]	0x00	0x00	0x00
	0x0A		R_SEQ_	_02[3:0]			R_SEQ	_01[3:0]		0x10	0x10	0x10
	0x0B		R_SEQ_	_04[3:0]			R_SEQ	_03[3:0]		0x32	0x32	0x32
	0x0C		R_SEQ_	_06[3:0]			R_SEQ	_05[3:0]		0x54	0x54	0x54
В	0x0D		R_SEQ_	_08[3:0]			R_SEQ	_07[3:0]	T	0x76	0x76	0x76
A	0x0E	R_SEQ_16[4]	R_SEQ_15[4]	R_SEQ_14[4]	R_SEQ_13[4]	R_SEQ_12[4]	R_SEQ_11[4]	R_SEQ_10[4]	R_SEQ_09[4]	0x00	0x00	0x00
N	0x0F		R_SEQ_	_10[3:0]			R_SEQ	_09[3:0]		0x98	0x98	0x98
K	0x10		R_SEQ_	_12[3:0]			R_SEQ	_11[3:0]		0xBA	0xBA	0xBA
1	0x11		R_SEQ_	_14[3:0]			R_SEQ	_13[3:0]		0xDC	0xDC	0xDC
,	0x12		R_SEQ_	_16[3:0]			R_SEQ	_15[3:0]	Т	0xFE	0xFE	0xFE
	0x13	PB_MASTER	PB_CLK	PB_BI	TRATE	PB_SAMRATE	PB_BITWID	PB_SSP	PB_SYNC	80x0	80x0	0x08
	0x14	PB_BIT_ SWAP					PB_SEL			0x00	0x00	0x00
	0x15	PB_FC	DRMAT		-	PB_ LAW_SEL		-RESERVED		0x00	0x00	0x00
	0x16	B	MIX_RA	TIO_02			MIX_RA	ATIO_01		0x88	0x88	0x88
	0x17		MIX_RA	TIO_04			MIX_RA	ATIO_03		0x88	0x88	0x88
	0x18		MIX_RA	TIO_06			MIX_RA	ATIO_05		0x88	0x88	0x88
	0x19		MIX_RA	TIO_08			MIX_RA	ATIO_07		0x88	0x88	0x88
	0x1A		MIX_RA	TIO_10			MIX_RA	ATIO_09		0x88	0x88	0x88
	0x1B		MIX_RA	TIO_12			MIX_RA	ATIO_11		0x88	0x88	0x88
	0x1C		MIX_RA	TIO_14			MIX_RA	ATIO_13		0x88	0x88	0x88
	0x1D		MIX_RA	TIO_16			MIX_RA	ATIO_15		0x88	0x88	0x88
	0x1E		MIX_RA	TIO_M2			MIX_RA	TIO_M1		0x88	0x88	0x88
	0x1F		MIX_RA	TIO_M4			MIX_RA	TIO_M3		0x88	0x88	0x88

## ■ BANK1 Register(0x20~0x3F): AUDIO

AD	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P
	0x20		MIX_RA	TIO_P2			MIX_RA	ATIO_P1		0x88	0x88	0x88
	0x21		MIX_RA	TIO_P4			MIX_RA	ATIO_P3		0x88	0x88	0x88
	0x22				AOG	AIN				0x00	0x0A	0x0A
	0x23	-RESE	RVED-	MIX_DERATIO			MIX_OUTSEL			0x19	0x19	0x19
	0x24		-				L_CH_OUTSEL	•		0x19	0x19	0x19
	0x25		-			ا	R_CH_OUTSEL			0x19	0x19	0x19
	0x26	MIX_MUTE_08	MIX_MUTE_07	MIX_MUTE_06	MIX_MUTE_05	MIX_MUTE_04	MIX_MUTE_03	MIX_MUTE_02	MIX_MUTE_01	0x00	0x00	0x00
	0x27	MIX_MUTE_16	MIX_MUTE_15	MIX_MUTE_14	MIX_MUTE_13	MIX_MUTE_12	MIX_MUTE_11	MIX_MUTE_10	MIX_MUTE_09	0x00	0x00	0x00
	0x28	MIX_MUTE_ M4	MIX_MUTE_ M3	MIX_MUTE_ M2	MIX_MUTE_ M1	MIX_MUTE_P4	MIX_MUTE_P3	MIX_MUTE_P2	MIX_MUTE_P1	0x00	0x00	0x00
	0x29		-RESE	RVED-		ADET_MODE		ADET_FILT	<b>O</b>	0x88	0x88	0x88
	0x2A	ADET_08	ADET_07	ADET_06	ADET_05	ADET_04	ADET_03	ADET_02	ADET_01	0xFF	0xFF	0xFF
	0x2B	-	ADET_M1							0xC0	0x40	0x40
	0x2C		ADET_	TH_02		, i	ADET_	TH_01		0xAA	0xAA	0xAA
В	0x2D		ADET_	TH_04			ADET	TH_03		0xAA	0xAA	0xAA
A	0x2E		ADET_	TH_06			ADET_	_TH_05		0xAA	0xAA	0xAA
N	0x2F		ADET_	TH_08			ADET_	TH_07		0xAA	0xAA	0xAA
K	0x30			. 7 /			ADET_	TH_M1		0xAA	0x0A	0x0A
1	0x31				-RESE	RVED-				0x02	0x82	0x82
	0x32				-RESE	RVED-				0x00	0x00	0x00
	0x33				-RESE	RVED-				0x00	0x01	0x01
	0x34				-RESE	RVED-				0x00	0x01	0x01
	0x35				-RESE	RVED-				0x00	0x69	0x69
	0x36	A			-RESE	RVED-				0x00	0x78	0x78
	0x37				-RESE	RVED-				0x00	0x00	0x00
	0x38		-RESERVED-		AUD_SW_RST		-RESE	RVED-		0x00	80x0	0x08
	0x39	RM_DELAY	PB_DELAY			-RESE	RVED-			0x05	0x01	0x01
	0x3A				-RESE	RVED-				0x80	0x80	0x80
	0x3B				-RESE	RVED-				0x10	0x30	0x30
	0x3C		-				MIC_SEQ_01			0x00	0x00	0x00
	0x3D		-				MIC_SEQ_02			0x00	0x00	0x00
	0x3E				-RESE	RVED-				0x10	0x10	0x10
	0x3F				-	-				0x11	0x00	0x00

## ■ BANK1 Register(0x40~0x5F) : AUDIO

AD	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P	
	0x40				AIGA	IN_05				0x00	0x0A	0x0A	
	0x41				AIGA	IN_06				0x00	0x0A	0x0A	
	0x42				AIGA	IN_07				0x00	0x0A	0x0A	
	0x43				AIGA	IN_08				0x00	0x0A	0x0A	
	0x44				-RESE	RVED-				0x11	0x11	0x11	
	0x45				-RESE	RVED-				0x00	0x00	0x00	
	0x46				-RESE	RVED-				0x00	0x00	0x00	
	0x47				-RESE	RVED-				0x00	0x00	0x00	
	0x48				-RESE	RVED-				0x00	0x00	0x00	
	0x49				-RESE	RVED-			y	0x88	0x88	0x88	
	0x4A				-RESE	RVED-				0xFF	0xFF	0xFF	
	0x4B		-RESERVED-										
	0x4C												
В	0x4D				-RESE	RVED-				0xAA	0xAA	0xAA	
A	0x4E				-RESE	RVED-				0xAA	0xAA	0xAA	
N	0x4F		•		-RESE	RVED-				0xA1	0xA1	0xA1	
K	0x50					-							
1	0x51					-							
•	0x52					-							
	0x53					-							
	0x54					-				-	-	-	
	0x55					-				-	-	-	
	0x56	A				-				-	-	-	
	0x57					-				-	-	-	
	0x58					-				-	-	-	
	0x59					-				-	-	-	
	0x5A					-				-	-	-	
	0x5B		• •										
	0x5C												
	0x5D					-				-	-	-	
	0x5E					-				-	-	-	
	0x5F					-				-	-	-	

## ■ BANK1 Register(0x80~0x9F): CLK

AD	DRESS	[7]	AUD_CER_SEE		[4]	[3]	[2]	[1]	[0]	Def.	30P	25P
	0x80				0x60	0x60	0x60					
	0x81					0x00	0x00	0x00				
	0x82				-RESE	ERVED-				0x12	0x12	0x12
	0x83				-RESE	RVED-				0x2C	0x2C	0x2C
	0x84											
	0x85											
	0x86											
	0x87											
	0x88		VADC_CLK	(1_DLY_SEL			VADC_C	LK1_SEL		0x00	0x00	0x00
	0x89		VADC_CLK	VADC_CLK2_DLY_SEL  VADC_CLK3_SEL  VADC_CLK3_SEL  VADC_CLK4_DLY_SEL  VADC_CLK4_SEL  DEC_POSTCLK_CH1  DEC_POSTCLK_CH2  DEC_POSTCLK_CH2  DEC_POSTCLK_CH3  DEC_PRECLK_CH3								0x00
	0x8A		VADC_CLK	VADC_CLK4_DLY_SEL  DEC_POSTCLK_CH1  DEC_POSTCLK_CH2  DEC_PRECLK_CH2  DEC_PRECLK_CH2								0x00
	0x8B									0x00	0x00	0x00
	0x8C						<del>\ \ \ \ \</del>			0x42	0x42	0x42
В	0x8D									0x42	0x42	0x42
A	0x8E									0x42	0x42	0x42
N	0x8F		DEC_POS	TCLK_CH4	DESC	TRIVED.	DEC_PRE	CLK_CH4		0x42	0x42	0x42
κ	0x90 0x91									0x01 0x01	0x01 0x01	0x01 0x01
1	0x92			$+ \wedge$		ERVED-				0x01	0x01	0x01
	0x93					ERVED-				0x01	0x01	0x01
	0x94	AADC_CLK _INV		AUD_CLK_SEL	-	ADAC_CLK		-RESERVED-		0x00	0x20	0x20
	0x95	_1144			-RESE	ERVED-				0x00	0x00	0x00
	0x96				-RESE	ERVED-				0x00	0x00	0x00
	0x97		·			DEC_RST4	DEC_RST3	DEC_RST2	DEC_RST1	0x0F	0x0F	0x0F
	0x98	3				DEC_PD4	DEC_PD3	DEC_PD2	DEC_PD1	0x00	0x00	0x00
	0x99				-RESE	RVED-				0x00	0x00	0x00
	0x9A				AUD_RST				PD_AUD	0x00	0x00	0x00
	0x9B				-RESE	RVED-				0x00	0x00	0x00
	0x9C				-RESE	ERVED-				0x30	0x30	0x30
	0x9D				-RESE	ERVED-				0x00	0x00	0x00
	0x9E					-						
	0x9F					-				-	-	-

## ■ BANK1 Register(0xA0~0xBF):

ADI	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P
	0xA0				RESE	ERVED-				0x01	0x01	0x01
	0xA1				RESE	ERVED-				0x01	0x01	0x01
	0xA2				RESE	ERVED-				0x01	0x01	0x01
	0xA3				RESE	ERVED-				0x01	0x01	0x01
	0xA4					-				A	-	-
	0xA5					-				-	-	
	0xA6					-				-	-	-
	0xA7					-				- \	-	-
	0xA8				RESE	ERVED-				0xE4	0xE4	0xE4
	0xA9				RESE	ERVED-			9	0xE4	0xE4	0xE4
	0xAA				RESE	ERVED-				0xE4	0xE4	0xE4
	0xAB				RESE	ERVED-				0xE4	0xE4	0xE4
	0xAC									-	-	-
В	0xAD				-	-	-					
A	0xAE				-	-	-					
N	0xAF		1							-	-	-
K	0xB0				MPP_	GPIO	T		T	0x00	0x00	0x00
1	0xB1	MPP4_MSB		-RESE	ERVED-	I	MPP3_MSB	MPP2_MSB	MPP1_MSB	0x00	0x00	0x00
	0xB2								IRQ_MSB	0x00	0x00	0x00
	0xB3				-RESE	RVED-				0x00	0x00	0x00
	0xB4		MPP_CL	.K1_SEL			MPP_CLK1	_DLY_SEL		0x40	0x40	0x40
	0xB5		MPP_CL	.K2_SEL			MPP_CLK2	P_DLY_SEL		0x40	0x40	0x40
	0xB6	R	MPP_CL	.K3_SEL			MPP_CLK3	3_DLY_SEL		0x40	0x40	0x40
	0xB7					RVED-				0x40	0x40	0x40
	0xB8					RVED-				0x40	0x40	0x40
	0xB9					RVED-				0x40	0x40	0x40
	0xBA				-RESE	RVED-				0x40	0x40	0x40
	0xBB			K4_SEL				I_DLY_SEL		0x40	0x40	0x40
	0xBC			SEL2				SEL1		0x00	0x00	0x00
	0xBD			RVED-				SEL3		0x00	0x00	0x00
	0xBE			RVED-				RVED-		0x00	0x00	0x00
	0xBF		MPP_	SEL4			-RESE	RVED-		0x00	0x00	0x00

# □ BANK1 Register(0xC0~0xDF): OUTPUT PORT

ADI	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P
	0xC0		VPORT_	_1_SEQ2			VPORT_	_1_SEQ1		0x11	0x11	0x11
	0xC1		VPORT_	_1_SEQ4			VPORT_	_1_SEQ3		0x11	0x11	0x11
	0xC2		VPORT_	_2_SEQ2			VPORT_	_2_SEQ1		0x00	0x00	0x00
	0xC3		VPORT_	2_SEQ4			VPORT_	2_SEQ3		0x00	0x00	0x00
	0xC4				-RESE	RVED-				0x00	0x00	0x00
	0xC5				-RESE	RVED-				0x00	0x00	0x00
	0xC6				-RESE	RVED-				0x00	0x00	0x00
	0xC7				-RESE	RVED-				0x00	0x00	0x00
	0xC8		CH_OUT	Γ_SEL_2			-RESE	RVED-		0x00	0x00	0x00
	0xC9			CH_OUT_	SEL_1 ( 1xC9[7	:4] = 1xC9[3:0]	Same Set )			0x00	0x00	0x00
	0xCA	VCLK_1_EN		VCLK_2_EN		VDO_1_EN (	11 : ENABLE)	VDO_2_EN		0x00	0xAE	0xAE
	0xCB				-RESE	ERVED-				0x00	0x00	0x00
	0xCC				-RESE	RVED-				0x46	0x46	0x46
В	0xCD		VCLK_	2_SEL			VCLK_2_	DLY_SEL		0x46	0x46	0x46
Α	0xCE				-RESE	RVED-				0x46	0x46	0x46
N	0xCF		VCLK_	1_SEL			VCLK_1_	DLY_SEL		0x46	0x46	0x46
K	0xD0				-RESE	RVED-				0x00	0x00	0x00
1	0xD1				-RESE	RVED-				0x00	0x00	0x00
-	0xD2		-RESE	RVED-		VDO_INV_2	VDO_INV_1	-RESE	RVED-	0x00	0x00	0x00
	0xD3				-RESE	RVED-	T		T	0x00	0x00	0x00
	0xD4	MPP4_CLK		-RESE	RVED-		MPP3_CLK	MPP2_CLK	MPP1_CLK	0x00	0x00	0x00
	0xD5				-				-0-	0x00	0x00	0x00
	0xD6	R	<u> </u>			RVED-				0x00	0x00	0x00
	0xD7					RVED-				0x0F	0x00	0x00
	0xD8				-RESE	RVED-				0x00	0x00	0x00
	0xD9					RVED-				0x00	0x00	0x00
	0xDA				-RESE	RVED-				0x00	0x00	0x00
	0xDB					RVED-				0x00	0x00	0x00
	0xDC					RVED-				0x00	0x00	0x00
	0xDD					RVED-				0x00	0x00	0x00
	0xDE				-RESE	RVED-				0x00	0x00	0x00
	0xDF					-				0x00	0x00	0x00

## ■ BANK1 Register(0xE0~0xFF):

ADE	RESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P		
	0xE0									0x00	0x00	0x00		
	0xE1													
	0xE2													
	0xE3				-RESE	RVED-				0x00	0x00	0x00		
	0xE4				-RESE	RVED-				0x00	0x00	0x00		
	0xE5				-RESE	RVED-				0x00	0x00	0x00		
	0xE6				-RESE	RVED-				0x00	0x00	0x00		
	0xE7				-RESE	RVED-				0x00	0x00	0x00		
	0xE8													
	0xE9													
	0xEA													
	0xEB													
	0xEC													
В	0xED													
A	0xEE			4 4 7										
N	0xEF 0xF0													
κ	0xF1													
1	0xF2			+										
	0xF3													
	0xF4													
	0xF5													
	0xF6													
	0xF7	1												
	0xF8													
	0xF9													
	0xFA													
	0xFB													
	0xFC													
	0xFD													
	0xFE													
	0xFF			-			BANK	_SEL		0x00	0x00	0x00		

## **☞ BANK2 Register(0x00~0x1F): MOTION**

ADE	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	FHD	HD
	0x00		-RESERVED-		MOTION_ OFF01	-RESE	RVED-	MOTION	_PIC_01	0x23	0x33	0x33
	0x01				MOD_T	SEN_01				0x60	0x60	0x60
	0x02		-RESERVED-		MOTION_ OFF02	-RESE	RVED-	MOTION	_PIC_02	0x23	0x33	0x33
	0x03				MOD_T	SEN_02				0x60	0x60	0x60
	0x04		-RESERVED-		MOTION_ OFF03	-RESE	RVED-	MOTION	_PIC_03	0x23	0x33	0x33
	0x05				MOD_T	SEN_03				0x60	0x60	0x60
	0x06		-RESERVED-		MOTION_ OFF04	-RESE	RVED-	MOTION	_PIC_04	0x23	0x33	0x33
	0x07				MOD_T	SEN_04				0x60	0x60	0x60
	0x08					•				-	-	-
	0x09					•				-	-	-
	0x0A							<i>\\</i>		-	-	-
	0x0B									-	-	-
	0x0C											
В	0x0D											
A	0x0E 0x0F		4							-	-	-
N	0x0P	MOD_PSE	N 01[1:0]	MOD PSE	EN_02[1:0]		EN_03[1:0]	MOD PSE	:N_04[1:0]	0x00	0x00	0x00
κ	0x11				-RESE			02 02	0 .[0]	0xAA	0xAA	0x55
2	0x12									0x00	0x00	0x00
	0x13				-RESE	RVED-				0x00	0x00	0x00
	0x14				-RESE	RVED-				0x00	0xC0	0xC0
	0x15				-RESE	RVED-				0x00	0x00	0x00
	0x16	R				-				-	-	-
	0x17	13								-	-	-
	0x18									-	-	-
	0x19					-				-	-	-
	0x1A											-
	0x1B									-	-	-
	0x1C				-RESE	RVED-				0x00	0x00	0x00
	0x1D				-RESE	RVED-				0x00	0x00	0x00
	0x1E	-RESERVED-									0x00	0x00
	0x1F				-RESE	RVED-				0x00	0x00	0x00

## ■ BANK2 Register(0x20~0x3F): MOTION

AD	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	FHD	HD
	0x20	CH1_MOD_01	CH1_MOD_02	CH1_MOD_03	CH1_MOD_04	CH1_MOD_05	CH1_MOD_06	CH1_MOD_07	CH1_MOD_08	0xFF	0xFF	0xFF
	0x21	CH1_MOD_09	CH1_MOD_10	CH1_MOD_11	CH1_MOD_12	CH1_MOD_13	CH1_MOD_14	CH1_MOD_15	CH1_MOD_16	0xFF	0xFF	0xFF
	0x22	CH1_MOD_17	CH1_MOD_18	CH1_MOD_19	CH1_MOD_20	CH1_MOD_21	CH1_MOD_22	CH1_MOD_23	CH1_MOD_24	0xFF	0xFF	0xFF
	0x23	CH1_MOD_25	CH1_MOD_26	CH1_MOD_27	CH1_MOD_28	CH1_MOD_29	CH1_MOD_30	CH1_MOD_31	CH1_MOD_32	0xFF	0xFF	0xFF
	0x24	CH1_MOD_33	CH1_MOD_34	CH1_MOD_35	CH1_MOD_36	CH1_MOD_37	CH1_MOD_38	CH1_MOD_39	CH1_MOD_40	0xFF	0xFF	0xFF
	0x25	CH1_MOD_41	CH1_MOD_42	CH1_MOD_43	CH1_MOD_44	CH1_MOD_45	CH1_MOD_46	CH1_MOD_47	CH1_MOD_48	0xFF	0xFF	0xFF
	0x26	CH1_MOD_49	CH1_MOD_50	CH1_MOD_51	CH1_MOD_52	CH1_MOD_53	CH1_MOD_54	CH1_MOD_55	CH1_MOD_56	0xFF	0xFF	0xFF
	0x27	CH1_MOD_57	CH1_MOD_58	CH1_MOD_59	CH1_MOD_60	CH1_MOD_61	CH1_MOD_62	CH1_MOD_63	CH1_MOD_64	0xFF	0xFF	0xFF
	0x28	CH1_MOD_65	CH1_MOD_66	CH1_MOD_67	CH1_MOD_68	CH1_MOD_69	CH1_MOD_70	CH1_MOD_71	CH1_MOD_72	0xFF	0xFF	0xFF
	0x29	CH1_MOD_73	CH1_MOD_74	CH1_MOD_75	CH1_MOD_76	CH1_MOD_77	CH1_MOD_78	CH1_MOD_79	CH1_MOD_80	0xFF	0xFF	0xFF
	0x2A	CH1_MOD_81	CH1_MOD_82	CH1_MOD_83	CH1_MOD_84	CH1_MOD_85	CH1_MOD_86	CH1_MOD_87	CH1_MOD_88	0xFF	0xFF	0xFF
	0x2B	CH1_MOD_89	CH1_MOD_90	CH1_MOD_91	CH1_MOD_92	CH1_MOD_93	CH1_MOD_94	CH1_MOD_95	CH1_MOD_96	0xFF	0xFF	0xFF
	0x2C	CH1_MOD_97	CH1_MOD_98	CH1_MOD_99	CH1_MOD_100	CH1_MOD_101	CH1_MOD_102	CH1_MOD_103	CH1_MOD_104	0xFF	0xFF	0xFF
В	0x2D	CH1_MOD_105	CH1_MOD_106	CH1_MOD_107	CH1_MOD_108	CH1_MOD_109	CH1_MOD_110	CH1_MOD_111	CH1_MOD_112	0xFF	0xFF	0xFF
A	0x2E	CH1_MOD_113	CH1_MOD_114	CH1_MOD_115	CH1_MOD_116	CH1_MOD_117	CH1_MOD_118	CH1_MOD_119	CH1_MOD_120	0xFF	0xFF	0xFF
N	0x2F	CH1_MOD_121	CH1_MOD_122	CH1_MOD_123	CH1_MOD_124	CH1_MOD_125	CH1_MOD_126	CH1_MOD_127	CH1_MOD_128	0xFF	0xFF	0xFF
K	0x30	CH1_MOD_129	CH1_MOD_130	CH1_MOD_131	CH1_MOD_132	CH1_MOD_133	CH1_MOD_134	CH1_MOD_135	CH1_MOD_136	0xFF	0xFF	0xFF
2	0x31	CH1_MOD_137	CH1_MOD_138	CH1_MOD_139	CH1_MOD_140	CH1_MOD_141	CH1_MOD_142	CH1_MOD_143	CH1_MOD_144	0xFF	0xFF	0xFF
2	0x32	CH1_MOD_145	CH1_MOD_146	CH1_MOD_147	CH1_MOD_148	CH1_MOD_149	CH1_MOD_150	CH1_MOD_151	CH1_MOD_152	0xFF	0xFF	0xFF
	0x33	CH1_MOD_153	CH1_MOD_154	CH1_MOD_155	CH1_MOD_156	CH1_MOD_157	CH1_MOD_158	CH1_MOD_159	CH1_MOD_160	0xFF	0xFF	0xFF
	0x34	CH1_MOD_161	CH1_MOD_162	CH1_MOD_163	CH1_MOD_164	CH1_MOD_165	CH1_MOD_166	CH1_MOD_167	CH1_MOD_168	0xFF	0xFF	0xFF
	0x35	CH1_MOD_169	CH1_MOD_170	CH1_MOD_171	CH1_MOD_172	CH1_MOD_173	CH1_MOD_174	CH1_MOD_175	CH1_MOD_176	0xFF	0xFF	0xFF
	0x36	CH1_MOD_177	CH1_MOD_178	CH1_MOD_179	CH1_MOD_180	CH1_MOD_181	CH1_MOD_182	CH1_MOD_183	CH1_MOD_184	0xFF	0xFF	0xFF
	0x37	CH1_MOD_185	CH1_MOD_186	CH1_MOD_187	CH1_MOD_188	CH1_MOD_189	CH1_MOD_190	CH1_MOD_191	CH1_MOD_192	0xFF	0xFF	0xFF
	0x38	CH2_MOD_01	CH2_MOD_02	CH2_MOD_03	CH2_MOD_04	CH2_MOD_05	CH2_MOD_06	CH2_MOD_07	CH2_MOD_08	0xFF	0xFF	0xFF
	0x39	CH2_MOD_09	CH2_MOD_10	CH2_MOD_11	CH2_MOD_12	CH2_MOD_13	CH2_MOD_14	CH2_MOD_15	CH2_MOD_16	0xFF	0xFF	0xFF
	0x3A	CH2_MOD_17	CH2_MOD_18	CH2_MOD_19	CH2_MOD_20	CH2_MOD_21	CH2_MOD_22	CH2_MOD_23	CH2_MOD_24	0xFF	0xFF	0xFF
	0x3B	CH2_MOD_25	CH2_MOD_26	CH2_MOD_27	CH2_MOD_28	CH2_MOD_29	CH2_MOD_30	CH2_MOD_31	CH2_MOD_32	0xFF	0xFF	0xFF
	0x3C	CH2_MOD_33	CH2_MOD_34	CH2_MOD_35	CH2_MOD_36	CH2_MOD_37	CH2_MOD_38	CH2_MOD_39	CH2_MOD_40	0xFF	0xFF	0xFF
	0x3D	CH2_MOD_41	CH2_MOD_42	CH2_MOD_43	CH2_MOD_44	CH2_MOD_45	CH2_MOD_46	CH2_MOD_47	CH2_MOD_48	0xFF	0xFF	0xFF
	0x3E	CH2_MOD_49	CH2_MOD_50	CH2_MOD_51	CH2_MOD_52	CH2_MOD_53	CH2_MOD_54	CH2_MOD_55	CH2_MOD_56	0xFF	0xFF	0xFF
	0x3F	CH2_MOD_57	CH2_MOD_58	CH2_MOD_59	CH2_MOD_60	CH2_MOD_61	CH2_MOD_62	CH2_MOD_63	CH2_MOD_64	0xFF	0xFF	0xFF

## **☞ BANK2 Register(0x40~0x5F): MOTION**

AD	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	FHD	HD
	0x40	CH2_MOD_65	CH2_MOD_66	CH2_MOD_67	CH2_MOD_68	CH2_MOD_69	CH2_MOD_70	CH2_MOD_71	CH2_MOD_72	0xFF	0xFF	0xFF
	0x41	CH2_MOD_73	CH2_MOD_74	CH2_MOD_75	CH2_MOD_76	CH2_MOD_77	CH2_MOD_78	CH2_MOD_79	CH2_MOD_80	0xFF	0xFF	0xFF
	0x42	CH2_MOD_81	CH2_MOD_82	CH2_MOD_83	CH2_MOD_84	CH2_MOD_85	CH2_MOD_86	CH2_MOD_87	CH2_MOD_88	0xFF	0xFF	0xFF
	0x43	CH2_MOD_89	CH2_MOD_90	CH2_MOD_91	CH2_MOD_92	CH2_MOD_93	CH2_MOD_94	CH2_MOD_95	CH2_MOD_96	0xFF	0xFF	0xFF
	0x44	CH2_MOD_97	CH2_MOD_98	CH2_MOD_99	CH2_MOD_100	CH2_MOD_101	CH2_MOD_102	CH2_MOD_103	CH2_MOD_104	0xFF	0xFF	0xFF
	0x45	CH2_MOD_105	CH2_MOD_106	CH2_MOD_107	CH2_MOD_108	CH2_MOD_109	CH2_MOD_110	CH2_MOD_111	CH2_MOD_112	0xFF	0xFF	0xFF
	0x46	CH2_MOD_113	CH2_MOD_114	CH2_MOD_115	CH2_MOD_116	CH2_MOD_117	CH2_MOD_118	CH2_MOD_119	CH2_MOD_120	0xFF	0xFF	0xFF
	0x47	CH2_MOD_121	CH2_MOD_122	CH2_MOD_123	CH2_MOD_124	CH2_MOD_125	CH2_MOD_126	CH2_MOD_127	CH2_MOD_128	0xFF	0xFF	0xFF
	0x48	CH2_MOD_129	CH2_MOD_130	CH2_MOD_131	CH2_MOD_132	CH2_MOD_133	CH2_MOD_134	CH2_MOD_135	CH2_MOD_136	0xFF	0xFF	0xFF
	0x49	CH2_MOD_137	CH2_MOD_138	CH2_MOD_139	CH2_MOD_140	CH2_MOD_141	CH2_MOD_142	CH2_MOD_143	CH2_MOD_144	0xFF	0xFF	0xFF
	0x4A	CH2_MOD_145	CH2_MOD_146	CH2_MOD_147	CH2_MOD_148	CH2_MOD_149	CH2_MOD_150	CH2_MOD_151	CH2_MOD_152	0xFF	0xFF	0xFF
	0x4B	CH2_MOD_153	CH2_MOD_154	CH2_MOD_155	CH2_MOD_156	CH2_MOD_157	CH2_MOD_158	CH2_MOD_159	CH2_MOD_160	0xFF	0xFF	0xFF
	0x4C	CH2_MOD_161	CH2_MOD_162	CH2_MOD_163	CH2_MOD_164	CH2_MOD_165	CH2_MOD_166	CH2_MOD_167	CH2_MOD_168	0xFF	0xFF	0xFF
	0x4D	CH2_MOD_169	CH2_MOD_170	CH2_MOD_171	CH2_MOD_172	CH2_MOD_173	CH2_MOD_174	CH2_MOD_175	CH2_MOD_176	0xFF	0xFF	0xFF
В	0x4E	CH2_MOD_177	CH2_MOD_178	CH2_MOD_179	CH2_MOD_180	CH2_MOD_181	CH2_MOD_182	CH2_MOD_183	CH2_MOD_184	0xFF	0xFF	0xFF
A	0x4F	CH2_MOD_185	CH2_MOD_186	CH2_MOD_187	CH2_MOD_188	CH2_MOD_189	CH2_MOD_190	CH2_MOD_191	CH2_MOD_192	0xFF	0xFF	0xFF
N	0x50	CH3_MOD_01	CH3_MOD_02	CH3_MOD_03	CH3_MOD_04	CH3_MOD_05	CH3_MOD_06	CH3_MOD_07	CH3_MOD_08	0xFF	0xFF	0xFF
K	0x51	CH3_MOD_09	CH3_MOD_10	CH3_MOD_11	CH3_MOD_12	CH3_MOD_13	CH3_MOD_14	CH3_MOD_15	CH3_MOD_16	0xFF	0xFF	0xFF
2	0x52	CH3_MOD_17	CH3_MOD_18	CH3_MOD_19	CH3_MOD_20	CH3_MOD_21	CH3_MOD_22	CH3_MOD_23	CH3_MOD_24	0xFF	0xFF	0xFF
	0x53	CH3_MOD_25	CH3_MOD_26	CH3_MOD_27	CH3_MOD_28	CH3_MOD_29	CH3_MOD_30	CH3_MOD_31	CH3_MOD_32	0xFF	0xFF	0xFF
	0x54	CH3_MOD_33	CH3_MOD_34	CH3_MOD_35	CH3_MOD_36	CH3_MOD_37	CH3_MOD_38	CH3_MOD_39	CH3_MOD_40	0xFF	0xFF	0xFF
	0x55	CH3_MOD_41	CH3_MOD_42	CH3_MOD_43	CH3_MOD_44	CH3_MOD_45	CH3_MOD_46	CH3_MOD_47	CH3_MOD_48	0xFF	0xFF	0xFF
	0x56	CH3_MOD_49	CH3_MOD_50	CH3_MOD_51	CH3_MOD_52	CH3_MOD_53	CH3_MOD_54	CH3_MOD_55	CH3_MOD_56	0xFF	0xFF	0xFF
	0x57	CH3_MOD_57	CH3_MOD_58	CH3_MOD_59	CH3_MOD_60	CH3_MOD_61	CH3_MOD_62	CH3_MOD_63	CH3_MOD_64	0xFF	0xFF	0xFF
	0x58	CH3_MOD_65	CH3_MOD_66	CH3_MOD_67	CH3_MOD_68	CH3_MOD_69	CH3_MOD_70	CH3_MOD_71	CH3_MOD_72	0xFF	0xFF	0xFF
	0x59	CH3_MOD_73	CH3_MOD_74	CH3_MOD_75	CH3_MOD_76	CH3_MOD_77	CH3_MOD_78	CH3_MOD_79	CH3_MOD_80	0xFF	0xFF	0xFF
	0x5A	CH3_MOD_81	CH3_MOD_82	CH3_MOD_83	CH3_MOD_84	CH3_MOD_85	CH3_MOD_86	CH3_MOD_87	CH3_MOD_88	0xFF	0xFF	0xFF
	0x5B	CH3_MOD_89	CH3_MOD_90	CH3_MOD_91	CH3_MOD_92	CH3_MOD_93	CH3_MOD_94	CH3_MOD_95	CH3_MOD_96	0xFF	0xFF	0xFF
	0x5C	CH3_MOD_97	CH3_MOD_98	CH3_MOD_99	CH3_MOD_100	CH3_MOD_101	CH3_MOD_102	CH3_MOD_103	CH3_MOD_104	0xFF	0xFF	0xFF
	0x5D	CH3_MOD_105	CH3_MOD_106	CH3_MOD_107	CH3_MOD_108	CH3_MOD_109	CH3_MOD_110	CH3_MOD_111	CH3_MOD_112	0xFF	0xFF	0xFF
	0x5E	CH3_MOD_113	CH3_MOD_114	CH3_MOD_115	CH3_MOD_116	CH3_MOD_117	CH3_MOD_118	CH3_MOD_119	CH3_MOD_120	0xFF	0xFF	0xFF
	0x5F	CH3_MOD_121	CH3_MOD_122	CH3_MOD_123	CH3_MOD_124	CH3_MOD_125	CH3_MOD_126	CH3_MOD_127	CH3_MOD_128	0xFF	0xFF	0xFF

## **☞ BANK2 Register(0x60~0x7F): MOTION**

AD	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	FHD	HD
	0x60	CH3_MOD_129	CH3_MOD_130	CH3_MOD_131	CH3_MOD_132	CH3_MOD_133	CH3_MOD_134	CH3_MOD_135	CH3_MOD_136	0xFF	0xFF	0xFF
	0x61	CH3_MOD_137	CH3_MOD_138	CH3_MOD_139	CH3_MOD_140	CH3_MOD_141	CH3_MOD_142	CH3_MOD_143	CH3_MOD_144	0xFF	0xFF	0xFF
	0x62	CH3_MOD_145	CH3_MOD_146	CH3_MOD_147	CH3_MOD_148	CH3_MOD_149	CH3_MOD_150	CH3_MOD_151	CH3_MOD_152	0xFF	0xFF	0xFF
	0x63	CH3_MOD_153	CH3_MOD_154	CH3_MOD_155	CH3_MOD_156	CH3_MOD_157	CH3_MOD_158	CH3_MOD_159	CH3_MOD_160	0xFF	0xFF	0xFF
	0x64	CH3_MOD_161	CH3_MOD_162	CH3_MOD_163	CH3_MOD_164	CH3_MOD_165	CH3_MOD_166	CH3_MOD_167	CH3_MOD_168	0xFF	0xFF	0xFF
	0x65	CH3_MOD_169	CH3_MOD_170	CH3_MOD_171	CH3_MOD_172	CH3_MOD_173	CH3_MOD_174	CH3_MOD_175	CH3_MOD_176	0xFF	0xFF	0xFF
	0x66	CH3_MOD_177	CH3_MOD_178	CH3_MOD_179	CH3_MOD_180	CH3_MOD_181	CH3_MOD_182	CH3_MOD_183	CH3_MOD_184	0xFF	0xFF	0xFF
	0x67	CH3_MOD_185	CH3_MOD_186	CH3_MOD_187	CH3_MOD_188	CH3_MOD_189	CH3_MOD_190	CH3_MOD_191	CH3_MOD_192	0xFF	0xFF	0xFF
	0x68	CH4_MOD_01	CH4_MOD_02	CH4_MOD_03	CH4_MOD_04	CH4_MOD_05	CH4_MOD_06	CH4_MOD_07	CH4_MOD_08	0xFF	0xFF	0xFF
	0x69	CH4_MOD_09	CH4_MOD_10	CH4_MOD_11	CH4_MOD_12	CH4_MOD_13	CH4_MOD_14	CH4_MOD_15	CH4_MOD_16	0xFF	0xFF	0xFF
	0x6A	CH4_MOD_17	CH4_MOD_18	CH4_MOD_19	CH4_MOD_20	CH4_MOD_21	CH4_MOD_22	CH4_MOD_23	CH4_MOD_24	0xFF	0xFF	0xFF
	0x6B	CH4_MOD_25	CH4_MOD_26	CH4_MOD_27	CH4_MOD_28	CH4_MOD_29	CH4_MOD_30	CH4_MOD_31	CH4_MOD_32	0xFF	0xFF	0xFF
	0x6C	CH4_MOD_33	CH4_MOD_34	CH4_MOD_35	CH4_MOD_36	CH4_MOD_37	CH4_MOD_38	CH4_MOD_39	CH4_MOD_40	0xFF	0xFF	0xFF
	0x6D	CH4_MOD_41	CH4_MOD_42	CH4_MOD_43	CH4_MOD_44	CH4_MOD_45	CH4_MOD_46	CH4_MOD_47	CH4_MOD_48	0xFF	0xFF	0xFF
В	0x6E	CH4_MOD_49	CH4_MOD_50	CH4_MOD_51	CH4_MOD_52	CH4_MOD_53	CH4_MOD_54	CH4_MOD_55	CH4_MOD_56	0xFF	0xFF	0xFF
A	0x6F	CH4_MOD_57	CH4_MOD_58	CH4_MOD_59	CH4_MOD_60	CH4_MOD_61	CH4_MOD_62	CH4_MOD_63	CH4_MOD_64	0xFF	0xFF	0xFF
N	0x70	CH4_MOD_65	CH4_MOD_66	CH4_MOD_67	CH4_MOD_68	CH4_MOD_69	CH4_MOD_70	CH4_MOD_71	CH4_MOD_72	0xFF	0xFF	0xFF
K	0x71	CH4_MOD_73	CH4_MOD_74	CH4_MOD_75	CH4_MOD_76	CH4_MOD_77	CH4_MOD_78	CH4_MOD_79	CH4_MOD_80	0xFF	0xFF	0xFF
2	0x72	CH4_MOD_81	CH4_MOD_82	CH4_MOD_83	CH4_MOD_84	CH4_MOD_85	CH4_MOD_86	CH4_MOD_87	CH4_MOD_88	0xFF	0xFF	0xFF
	0x73	CH4_MOD_89	CH4_MOD_90	CH4_MOD_91	CH4_MOD_92	CH4_MOD_93	CH4_MOD_94	CH4_MOD_95	CH4_MOD_96	0xFF	0xFF	0xFF
	0x74	CH4_MOD_97	CH4_MOD_98	CH4_MOD_99	CH4_MOD_100	CH4_MOD_101	CH4_MOD_102	CH4_MOD_103	CH4_MOD_104	0xFF	0xFF	0xFF
	0x75	CH4_MOD_105	CH4_MOD_106	CH4_MOD_107	CH4_MOD_108	CH4_MOD_109	CH4_MOD_110	CH4_MOD_111	CH4_MOD_112	0xFF	0xFF	0xFF
	0x76	CH4_MOD_113	CH4_MOD_114	CH4_MOD_115	CH4_MOD_116	CH4_MOD_117	CH4_MOD_118	CH4_MOD_119	CH4_MOD_120	0xFF	0xFF	0xFF
	0x77	CH4_MOD_121	CH4_MOD_122	CH4_MOD_123	CH4_MOD_124	CH4_MOD_125	CH4_MOD_126	CH4_MOD_127	CH4_MOD_128	0xFF	0xFF	0xFF
	0x78	CH4_MOD_129	CH4_MOD_130	CH4_MOD_131	CH4_MOD_132	CH4_MOD_133	CH4_MOD_134	CH4_MOD_135	CH4_MOD_136	0xFF	0xFF	0xFF
	0x79	CH4_MOD_137	CH4_MOD_138	CH4_MOD_139	CH4_MOD_140	CH4_MOD_141	CH4_MOD_142	CH4_MOD_143	CH4_MOD_144	0xFF	0xFF	0xFF
	0x7A	CH4_MOD_145	CH4_MOD_146	CH4_MOD_147	CH4_MOD_148	CH4_MOD_149	CH4_MOD_150	CH4_MOD_151	CH4_MOD_152	0xFF	0xFF	0xFF
	0x7B	CH4_MOD_153	CH4_MOD_154	CH4_MOD_155	CH4_MOD_156	CH4_MOD_157	CH4_MOD_158	CH4_MOD_159	CH4_MOD_160	0xFF	0xFF	0xFF
	0x7C	CH4_MOD_161	CH4_MOD_162	CH4_MOD_163	CH4_MOD_164	CH4_MOD_165	CH4_MOD_166	CH4_MOD_167	CH4_MOD_168	0xFF	0xFF	0xFF
	0x7D	CH4_MOD_169	CH4_MOD_170	CH4_MOD_171	CH4_MOD_172	CH4_MOD_173	CH4_MOD_174	CH4_MOD_175	CH4_MOD_176	0xFF	0xFF	0xFF
	0x7E	CH4_MOD_177	CH4_MOD_178	CH4_MOD_179	CH4_MOD_180	CH4_MOD_181	CH4_MOD_182	CH4_MOD_183	CH4_MOD_184	0xFF	0xFF	0xFF
	0x7F	CH4_MOD_185	CH4_MOD_186	CH4_MOD_187	CH4_MOD_188	CH4_MOD_189	CH4_MOD_190	CH4_MOD_191	CH4_MOD_192	0xFF	0xFF	0xFF

#### **■ BANK3 Register(0x00~0x1F) : Coaxial Ch1**

ADE	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P
	0x00				CH1_	BAUD				0x0E	0x0E	0x0E
	0x01					-				4		
	0x02				CH1_PEL	CO_BAUD				0x18	0x0D	0x0D
	0x03				CH1_BL_	TXST[7:0]				0x18	0x0E	0x0E
	0x04			-			CH1_BL_1	XST[11:8]		0x00	0x00	0x00
	0x05						CH1_A	CT_LEN		0x00	0x00	0x00
	0x06			-								
	0x07				CH1_PELCO	D_TXST[7:0]				0x09	0x0E	0x0E
	80x0			-	1		CH1_PELCO	_TXST[11:8]		0x00	0x00	0x00
	0x09		-		CH1_COAX _SW_RST	CH1_CNT _MODE			CH1_TX_ START	0x00	80x0	80x0
	0x0A		-	T	CH1_LINE	CH1	TX_BYTE_LEN	IGTH		0x03	0x03	0x03
	0x0B	CH1_PELCO _8BIT		1	0x10	0x10	0x10					
	0x0C			CH1_PELCO_ CTEN	0x00	0x00	0x00					
В	0x0D				0x50	0x30	0x30					
A	0x0E		-			CI	H1_BL_HSP[11:	8]	T	0x00	0x04	0x04
N	0x0F								CH1_PELCO_ SHOT	0x00	0x00	0x00
K	0x10				CH1_TX_	DATA_01				0x02	0x00	0x00
3	0x11				CH1_TX_	DATA_02				0x00	0x10	0x10
	0x12				CH1_TX_	DATA_03				0x00	0x18	0x18
	0x13				CH1_TX_	DATA_04				0x00	0xFF	0xFF
	0x14				CH1_TX_	DATA_05				0xAA	0xAA	0xAA
	0x15				CH1_TX_					0x3C	0x3C	0x3C
	0x16	R	<del>-</del>		CH1_TX_					0xFF	0xFF	0xFF
	0x17					DATA_08				0xFF	0xFF	0xFF
	0x18					DATA_09				0xAA	0xAA	0xAA
	0x19					DATA_10				0x1B	0x1B	0x1B
	0x1A				CH1_TX_					0x00 0x00	0x00 0x00	0x00
	0x1B		CH1_TX_DATA_12									
	0x1C		CH1_TX_DATA_13  CH1_TX_DATA_14									
	0x1D				0x3B	0x3B	0x3B					
	0x1E					DATA_15				0x00	0x00	0x00
	0x1F				CH1_IX_	DATA_16				0x00	0x00	0x00

#### **■ BANK3 Register(0x20~0x3F) : Coaxial Ch1**

ADE	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P
	0x20				CH1_PELCC	D_TXDAT_01				0x00	0x00	0x00
	0x21				CH1_PELCO	D_TXDAT_02				0x00	0x00	0x00
	0x22				CH1_PELC	D_TXDAT_03				0x00	0x00	0x00
	0x23				CH1_PELCO	D_TXDAT_04				0x00	0x00	0x00
	0x24									A		
	0x25											9
	0x26											
	0x27											
	0x28											
	0x29								<u> </u>			
	0x2A											
	0x2B											
	0x2C					0x00	0x00	0x00				
В	0x2D				CH1_H	SO_INV				0x00	0x00	0x00
A	0x2E				Au 5 "							2.00
N	0x2F				CH1_Even_III	e_modification				0x00	0x00	0x00
κ	0x30											
3	0x31											
	0x32 0x33											
	0x34											
	0x35											
	0x36											
	0x37	13	>									
	0x38											
	0x39											
	0x3A			CH1_CLEAN	0x00	0x00	0x00					
	0x3B	CH1_AUTO			0x00	0x00	0x00					
	0x3C				-	-	-					
	0x3D				-	-	-					
	0x3E					-				-	-	-
	0x3F					-				-	-	-

#### **■ BANK3 Register(0x40~0x5F) : Coaxial Ch1**

ADI	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P
	0x40									R	R	R
	0x41				DESC	TDVED				R	R	R
	0x42				-RESE	RVED-				R	R	R
	0x43									R	R	R
	0x44									R	R	R
	0x45				-DESE	RVED-				R	R	R
	0x46				-NEGE	NVLD-				R	R	R
	0x47									R	R	R
	0x48									R	R	R
	0x49				-RESE	RVED-				R	R	R
	0x4A					R	R	R				
	0x4B					R	R	R				
	0x4C											
В	0x4D											
A	0x4E											
N	0x4F		,		-RESE	RVED-				R	R	R
K	0x50				CH1_PEL	.CO_8_00				R	R	R
3	0x51					.CO_8_01				R	R	R
	0x52		<b>\</b>			.CO_8_02				R	R	R
	0x53					.CO_8_03				R	R	R
	0x54					.CO_8_04				R	R	R
	0x55					.CO_8_05				R	R	R
	0x56		· · · · · · · · · · · · · · · · · · ·			.CO_8_06				R	R	R
	0x57				CH1_PEL	.CO_8_07				R	R	R
	0x58											
	0x59											
	0x5A											
	0x5B								CH1_	R	R	R
	0x5C			RX_DONE	R	R	R					
	0x5D				OIII_RA_C	OAX_DUTY				1	1	1
	0x5E											
	0x5F											

## **☞ BANK3 Register(0x60~0x7F) : Coaxial Ch1**

ADE	DRESS	[7]	CH1_DEVICE_ID  CH1_RX_AREA  CH1_DELAY CH1									25P
	0x60				CH1_DE	VICE_ID				0x48	0x48	0x48
	0x61											
	0x62				CH1_RX	C_AREA				0x06	0x06	0x06
	0x63								CH1_COMM _ON	0x01	0x01	0x01
	0x64				CH1_DEL	_AY_CNT				0x00	0x00	0x00
	0x65								CH1_MSB	0x01	0x01	0x01
	0x66	CH1_ A_DUTY_ON								0x80	0x80	0x80
	0x67								CH1_ INT_MODE	0x01	0x01	0x01
	0x68		CH1_F	RX_SZ						0x50	0x50	0x50
	0x69				CH1_M	_DUTY				0x00	0x00	0x00
	0x6A				CH1_RX_STA	RT_POSITION				0x00	0x00	0x00
	0x6B				0x41	0x11	0x11					
	0x6C				R	R	R					
В	0x6D				R	R	R					
A	0x6E				R	R	R					
N	0x6F									R	R	R
κ	0x70									R	R	R
3	0x71				CH1_PELCC	016_02[15:8]				R	R	R
	0x72									R	R	R
	0x73									R	R	R
	0x74									R	R	R
	0x75				CH1_PELCO					R	R	R
	0x76		>		CH1_PELC					R	R	R
	0x77					016_0515:8]				R	R	R
	0x78					016_06[7:0]				R	R	R
	0x79				CH1_PELCC	016_06[15:8]				R	R	R
	0x7A											
	0x7B											
	0x7C 0x7D											
	0x7E											
	0x7F											

#### **■ BANK3 Register(0x80~0x9F) : Coaxial CH2**

ADE	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P
	0x80				CH2_	BAUD				0x0E	0x0E	0x0E
	0x81											
	0x82				CH2_PEL	CO_BAUD				0x18	0x0D	0x0D
	0x83				CH2_BL_	TXST[7:0]				0x18	0x0E	0x0E
	0x84			-			CH2_BL_1	TXST[11:8]		0x00	0x00	0x00
	0x85						CH2_A	CT_LEN		0x00	0x00	0x00
	0x86			-								
	0x87				CH2_PELCO	D_TXST[7:0]				0x09	0x0E	0x0E
	0x88			-	T		CH2_PELCO	_TXST[11:8]		0x00	0x00	0x00
	0x89		-		CH2_COAX _SW_RST	CH2_CNT _MODE			CH2_TX_ START	0x00	80x0	0x08
	0x8A		-	T		CH2	TX_BYTE_LEN	IGTH		0x03	0x03	0x03
	0x8B	CH2_PELCO _8BIT			CH2_LINE _8BIT		CH2_PAC	KET_MODE	_	0x10	0x10	0x10
	0x8C			CH2_PELCO_ CTEN	0x00	0x00	0x00					
В	0x8D				0x50	0x30	0x30					
A	0x8E		-			CI	H2_BL_HSP[11:	:8]	1	0x00	0x04	0x04
N	0x8F								CH2_PELCO_ SHOT	0x00	0x00	0x00
K	0x90				CH2_TX_	DATA_01				0x02	0x00	0x00
3	0x91				CH2_TX_	DATA_02				0x00	0x10	0x10
	0x92				CH2_TX_	DATA_03				0x00	0x18	0x18
	0x93				CH2_TX_	DATA_04				0x00	0xFF	0xFF
	0x94				CH2_TX_	DATA_05				0xAA	0xAA	0xAA
	0x95					DATA_06				0x3C	0x3C	0x3C
	0x96	R	<del>-</del>			DATA_07				0xFF	0xFF	0xFF
	0x97					DATA_08				0xFF	0xFF	0xFF
	0x98					DATA_09				0xAA	0xAA	0xAA
	0x99					DATA_10				0x1B	0x1B	0x1B
	0x9A					DATA_11				0x00 0x00	0x00	0x00 0x00
Ť	0x9B		CH2_TX_DATA_12									
	0x9C		CH2_TX_DATA_13  CH2_TX_DATA_14									
	0x9D				0x3B	0x3B	0x3B					
	0x9E					DATA_15				0x00	0x00	0x00
	0x9F				CH2_TX_	DATA_16				0x00	0x00	0x00

## **☞ BANK3 Register(0xA0~0xBF) : Coaxial CH2**

AD	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P
	0xA0				CH2_PELCO	_TXDAT_01				0x00	0x00	0x00
	0xA1				CH2_PELCC	_TXDAT_02				0x00	0x00	0x00
	0xA2				CH2_PELC	D_TXDAT_03				0x00	0x00	0x00
	0xA3				CH2_PELCO	_TXDAT_04				0x00	0x00	0x00
	0xA4											
	0xA5											
	0xA6											
	0xA7											
	0xA8											
	0xA9		<u> </u>									
	0xAA											
	0xAB											
	0xAC	CH2_VSO_INV									0x00	0x00
В	0xAD	CH2_HSO_INV									0x00	0x00
A	0xAE											
N	0xAF	CH2_ Even_line_modification									0x00	0x00
κ	0xB0											
3	0xB1											
	0xB2											
	0xB3 0xB4											
	0xB4											
	0xB3											
	0xB7											
	0xB8											
	0xB9											
	0xBA	- CH2_CLEAN									0x00	0x00
	0xBB	CH2_AUTO		-			CH2_CMD_LIST	•		0x00	0x00	0x00
	0xBC	-									-	-
	0xBD					-				-	-	-
	0xBE					-				-	-	-
	0xBF				,	-				-	-	-

## **☞ BANK3 Register(0xC0~0xDF) : Coaxial CH2**

ADI	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P
	0xC0										R	R
	0xC1				CH2_CU	D DATA				R	R	R
	0xC2				CH2_CU	K_DATA				R	R	R
	0xC3									R	R	R
	0xC4	CH2_PRE_DATA_1										R
	0xC5											R
	0xC6										R	R
	0xC7	CH2_PRE_DATA_2										R
	0xC8											R
	0xC9											R
	0xCA	OHE_I NE_DATA_E									R	R
	0xCB											R
	0xCC											
В	0xCD											
A	0xCE											
N	0xCF	-RESERVED-									R	R
к	0xD0	CH2_PELCO_8_00									R	R
3	0xD1	CH2_PELCO_8_01									R	R
	0xD2				CH2_PEL	CO_8_02				R	R	R
	0xD3	CH2_PELCO_8_03										R
	0xD4		CH2_PELCO_8_04									R
	0xD5				CH2_PEL	CO_8_05				R	R	R
	0xD6		•		CH2_PEL					R	R	R
	0xD7				CH2_PEL	CO_8_07				R	R	R
	0xD8									R	R	R
	0xD9									R R	R	R
	0xDA										R	R
	0xDB								CH2_	R R	R	R
	0xDC	RX_DONE									R	R
	0xDD				CH2_RX_C	DAX_DUTY				R	R	R
	0xDE											
	0xDF											

## **☞ BANK3 Register(0xE0~0xFF) : Coaxial CH2**

ADDRESS		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P
	0xE0	CH2_DEVICE_ID									0x48	0x48
	0xE1											
	0xE2	CH2_RX_AREA								0x06	0x06	0x06
	0xE3	CH2_ DELAY_ON CH2_ COMM_ON								0x01	0x01	0x01
	0xE4	CH2_DELAY_CNT								0x00	0x00	0x00
	0xE5									0x01	0x01	0x01
	0xE6	CH2_ A_DUTY_ON								0x80	0x80	0x80
	0xE7								CH2_ INT_MODE	0x01	0x01	0x01
	0xE8	CH2_RX_SZ									0x50	0x50
	0xE9				CH2_M	_DUTY			<u> </u>	0x00	0x00	0x00
	0xEA				CH2_RX_STA	RT_POSITION				0x00	0x00	0x00
	0xEB	-RESERVED-								0x41	0x11	0x11
	0xEC	CH2_PELCO16_00 [7:0]								R	R	R
В	0xED	CH2_PELCO16_00 [15:8]								R	R	R
A	0xEE	CH2_PELCO16_01 [7:0]								R	R	R
N	0xEF	CH2_PELCO16_01 [15:8]								R	R	R
K	0xF0	CH2_PELCO16_02[7:0]									R	R
3	0xF1	CH2_PELCO16_02[15:8]									R	R
	0xF2	CH2_PELCO16_03[7:0]								R	R	R
	0xF3	CH2_PELCO16_03[15:8]									R	R
	0xF4	CH2_PELCO16_04[7:0]									R	R
	0xF5	CH2_PELCO16_04[15:8]								R	R	R
	0xF6	CH2_PELCO16_05[7:0]								R	R	R
	0xF7	CH2_PELCO16_0515:8]							R	R	R	
	0xF8	CH2_PELCO16_06[7:0]								R	R	R
	0xF9				CH2_PELCC	016_06[15:8]				R	R	R
	0xFA											
	0xFB											
	0xFC											
	0xFD											
	0xFE											
	0xFF											

#### **■ BANK4 Register(0x00~0x1F) : Coaxial CH3**

ADI	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P
	0x00				СН3_	BAUD				0x0E	0x0E	0x0E
	0x01											
	0x02	CH3_PELCO_BAUD								0x18	0x0D	0x0D
	0x03	CH3_BL_TXST[7:0]									0x0E	0x0E
	0x04	- CH3_BL_TXST[11:8]									0x00	0x00
	0x05	CH3_ACT_LEN									0x00	0x00
	0x06			-								
	0x07				CH3_PELCO	D_TXST[7:0]				0x09	0x0E	0x0E
	0x08			-			CH3_PELCO	_TXST[11:8]		0x00	0x00	0x00
	0x09		-		CH3_COAX _SW_RST	CH3_CNT _MODE			CH3_TX_ START	0x00	80x0	0x08
	0x0A		-			СНЗ	TX_BYTE_LEN	IGTH		0x03	0x03	0x03
	0x0B	CH3_PELCO _8BIT			CH3_LINE _8BIT		CH3_PAC	KET_MODE		0x10	0x10	0x10
	0x0C				-				CH3_PELCO_ CTEN	0x00	0x00	0x00
В	0x0D	CH3_BL_HSP[7:0]									0x30	0x30
A	0x0E	- CH3_BL_HSP[11:8]								0x00	0x04	0x04
N	0x0F	- CH3_PELCO_ SHOT									0x00	0x00
K	0x10	CH3_TX_DATA_01									0x00	0x00
4	0x11	CH3_TX_DATA_02									0x10	0x10
	0x12	CH3_TX_DATA_03									0x18	0x18
	0x13	CH3_TX_DATA_04									0xFF	0xFF
	0x14	CH3_TX_DATA_05									0xAA	0xAA
	0x15	CH3_TX_DATA_06								0x3C	0x3C	0x3C
	0x16	CH3_TX_DATA_07								0xFF	0xFF	0xFF
	0x17	CH3_TX_DATA_08								0xFF	0xFF	0xFF
	0x18	CH3_TX_DATA_09								0xAA	0xAA	0xAA
	0x19	CH3_TX_DATA_10								0x1B	0x1B	0x1B
	0x1A					DATA_11				0x00	0x00	0x00
	0x1B					DATA_12				0x00	0x00	0x00
	0x1C					DATA_13				0xAA	0xAA	0xAA
	0x1D					DATA_14				0x3B	0x3B	0x3B
	0x1E					DATA_15				0x00	0x00	0x00
	0x1F				CH3_TX_	DATA_16				0x00	0x00	0x00

## **■ BANK4 Register(0x20~0x3F) : Coaxial CH3**

ADI	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P
	0x20	CH3_PELCO_TXDAT_01										0x00
	0x21	CH3_PELCO_TXDAT_02									0x00	0x00
	0x22	CH3_PELC O_TXDAT_03									0x00	0x00
	0x23				CH3_PELCO	D_TXDAT_04				0x00	0x00	0x00
	0x24									A		
	0x25											
	0x26											
	0x27	77										
	0x28											
	0x29											
	0x2A											
	0x2B											
	0x2C	CH3_VSO_INV									0x00	0x00
В	0x2D	CH3_HSO_INV									0x00	0x00
Α	0x2E											
N	0x2F	CH3_ Even_line_modification									0x00	0x00
κ	0x30											
4	0x31											
	0x32											
	0x33											
	0x34											
	0x35											
	0x36 0x37	13	>									
	0x37											
	0x39											
	0x3A								CH3_CLEAN	0x00	0x00	0x00
	0x3B	CH3_AUTO - CH3_CMD_LIST									0x00	0x00
	0x3C	- CHS_CMMD_LIST									-	-
	0x3D					-				-	-	-
	0x3E				,	-				-	-	-
	0x3F					-				-	-	-
										L		

#### **☞ BANK4 Register(0x40~0x5F) : Coaxial CH3**

ADI	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P
	0x40									R	R	R
	0x41				CH3_CU	D DATA				R	R	R
	0x42				CH3_CU	K_DATA				R	R	R
	0x43									R	R	R
	0x44									R	R	R
	0x45				CH3_PRE	DATA 1				R	R	R
	0x46				Ono_i KE	_5414_1				R	R	R
	0x47									R	R	R
	0x48									R	R	R
	0x49				CH3_PRE	DATA 2				R	R	R
	0x4A									R	R	R
	0x4B									R	R	R
	0x4C											
В	0x4D											
A	0x4E											
N	0x4F		•		-RESE	RVED-				R	R	R
κ	0x50				CH3_PEL	CO_8_00				R	R	R
4	0x51				CH3_PEL	CO_8_01				R	R	R
	0x52				CH3_PEL	CO_8_02				R	R	R
	0x53				CH3_PEL	CO_8_03				R	R	R
	0x54					CO_8_04				R	R	R
	0x55				CH3_PEL	CO_8_05				R	R	R
	0x56		~		CH3_PEL					R	R	R
	0x57				CH3_PEL	CO_8_07				R	R	R
	0x58									R	R	R
	0x59									R	R	R
	0x5A									R	R	R
	0x5B								CH3_	R	R	R
	0x5C								RX_DONE	R	R	R
	0x5D				CH3_RX_C	OAX_DUTY				R	R	R
	0x5E											
	0x5F											

#### **☞ BANK4 Register(0x60~0x7F) : Coaxial CH3**

ADI	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P		
	0x60				CH3_DE	VICE_ID				0x48	0x48	0x48		
	0x61													
	0x62				CH3_RX	_AREA				0x06	0x06	0x06		
	0x63				CH3_ DELAY_ON				CH3_ COMM_ON	0x01	0x01	0x01		
	0x64				CH3_DEL	.AY_CNT				0x00	0x00	0x00		
	0x65								CH3_MSB	0x01	0x01	0x01		
	0x66	CH3_ A_DUTY_ON								0x80	0x80	0x80		
	0x67								CH3_ INT_MODE	0x01	0x01	0x01		
	0x68		CH3_F	RX_SZ						0x50	0x50	0x50		
	0x69				СН3_М	_DUTY			<u> </u>	0x00	0x00	0x00		
	0x6A		CH3_RX_START_POSITION											
	0x6B		-RESERVED-											
	0x6C		CH3_PELCO16_00 [7:0]											
В	0x6D		CH3_PELCO16_00 [15:8]											
A	0x6E				CH3_PELCO	016_01 [7:0]				R	R	R		
N	0x6F		<u> </u>		CH3_PELCO	16_01 [15:8]				R	R	R		
K	0x70				CH3_PELC	016_02[7:0]				R	R	R		
4	0x71				CH3_PELCC	16_02[15:8]				R	R	R		
7	0x72				CH3_PELC	016_03[7:0]				R	R	R		
	0x73				CH3_PELCC	16_03[15:8]				R	R	R		
	0x74				CH3_PELC	016_04[7:0]				R	R	R		
	0x75				CH3_PELCC	16_04[15:8]				R	R	R		
	0x76		<del>V</del>		CH3_PELC	D16_05[7:0]				R	R	R		
	0x77				CH3_PELCO	016_0515:8]				R	R	R		
	0x78				CH3_PELC	D16_06[7:0]				R	R	R		
	0x79				CH3_PELCC	16_06[15:8]				R	R	R		
	0x7A													
	0x7B													
	0x7C													
	0x7D													
	0x7E													
	0x7F													

#### **■ BANK4 Register(0x80~0x9F) : Coaxial CH4**

ADE	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P
	0x80				CH4_	BAUD				0x0E	0x0E	0x0E
	0x81											
	0x82				CH4_PEL	CO_BAUD				0x18	0x0D	0x0D
	0x83				CH4_BL_	TXST[7:0]				0x18	0x0E	0x0E
	0x84			-			CH4_BL_1	TXST[11:8]		0x00	0x00	0x00
	0x85						CH4_A	CT_LEN		0x00	0x00	0x00
	0x86			-								
	0x87				CH4_PELCO	D_TXST[7:0]				0x09	0x0E	0x0E
	0x88			-			CH4_PELCO	_TXST[11:8]		0x00	0x00	0x00
	0x89		-		CH4_COAX _SW_RST	CH4_CNT _MODE			CH4_TX_ START	0x00	80x0	0x08
	0x8A		-			CH4	_TX_BYTE_LEN	IGTH		0x03	0x03	0x03
	0x8B	CH4_PELCO _8BIT			CH4_LINE _8BIT		CH4_PAC	KET_MODE		0x10	0x10	0x10
	0x8C				-				CH4_PELCO_ CTEN	0x00	0x00	0x00
В	0x8D				CH4_BL_	HSP[7:0]				0x50	0x30	0x30
A	0x8E		-			CI	H4_BL_HSP[11:	:8]	_	0x00	0x04	0x04
N	0x8F				-				CH4_PELCO_ SHOT	0x00	0x00	0x00
K	0x90				CH4_TX_	DATA_01				0x02	0x00	0x00
4	0x91				CH4_TX_	DATA_02				0x00	0x10	0x10
	0x92				CH4_TX_	DATA_03				0x00	0x18	0x18
	0x93				CH4_TX_	DATA_04				0x00	0xFF	0xFF
	0x94				CH4_TX_	DATA_05				0xAA	0xAA	0xAA
	0x95				CH4_TX_	DATA_06				0x3C	0x3C	0x3C
	0x96	R			CH4_TX_					0xFF	0xFF	0xFF
	0x97				CH4_TX_					0xFF	0xFF	0xFF
	0x98					DATA_09				0xAA	0xAA	0xAA
	0x99					DATA_10				0x1B	0x1B	0x1B
	0x9A				CH4_TX_					0x00	0x00	0x00
	0x9B					DATA_12				0x00	0x00	0x00
	0x9C					DATA_13				0xAA	0xAA	0xAA
	0x9D					DATA_14				0x3B	0x3B	0x3B
	0x9E					DATA_15				0x00	0x00	0x00
	0x9F				CH4_TX_	DATA_16				0x00	0x00	0x00

#### **■ BANK4 Register(0xA0~0xBF) : Coaxial CH4**

ADI	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P		
	0xA0				CH4_PELCO	_TXDAT_01				0x00	0x00	0x00		
	0xA1				CH4_PELCO	_TXDAT_02				0x00	0x00	0x00		
	0xA2				CH4_PELC	D_TXDAT_03				0x00	0x00	0x00		
	0xA3				CH4_PELCO	D_TXDAT_04				0x00	0x00	0x00		
	0xA4													
	0xA5											6		
	0xA6													
	0xA7													
	0xA8													
	0xA9													
	0xAA													
	0xAB				CH4 V	SO_INV				0x00	0x00	0x00		
	0xAC 0xAD					SO_INV				0x00	0x00	0x00		
В	0xAE				5.11.2.1					0,100	0.00	0.00		
A	0xAF		4		CH4_ Even_lin	e_modification				0x00	0x00	0x00		
N	0xB0													
K	0xB1													
4	0xB2													
	0xB3	A												
	0xB4													
	0xB5													
	0xB6	A												
	0xB7													
	0xB8													
	0xB9													
	0xBA				-				CH4_CLEAN	0x00	0x00	0x00		
	0xBB	CH4_AUTO	,	-		-	CH4_CMD_LIST	•		0x00	0x00	0x00		
	0xBC				-	-	-							
	0xBD													
	0xBE					-				-	-	-		
	0xBF					-				-	-	-		

#### **☞ BANK4 Register(0xC0~0xDF) : Coaxial CH4**

ADE	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P
	0xC0									R	R	R
	0xC1				CH4_CU	R DATA				R	R	R
	0xC2				01100	N_DATA				R	R	R
	0xC3									R	R	R
	0xC4									R	R	R
	0xC5				CH4_PRE	_DATA_1				R	R	R
	0xC6									R	R	R
	0xC7									R	R	R
	0xC8									R	R	R
	0xC9				CH4_PRE	_DATA_2				R	R	R
	0xCA									R	R	R
	0xCB									R	R	R
	0xCC											
В	0xCD											
A	0xCE											
N	0xCF				-RESE	RVED-				R	R	R
κ	0xD0				CH4_PEL					R	R	R
4	0xD1				CH4_PEL					R	R	R
	0xD2				CH4_PEL					R	R	R
	0xD3				CH4_PEL					R	R	R
	0xD4				CH4_PEL					R	R	R
	0xD5				CH4_PEL					R	R	R
	0xD6	<b>1</b>			CH4_PEL					R	R	R
	0xD7				CH4_PEL	.CU_8_07				R	R	R
	0xD8	7								R R	R R	R R
	0xD9									R	R	R
	0xDA									R	R	R
	0xDB 0xDC								CH4_	R	R	R
	0xDC				CH4_RX_C	OAX DUTY			RX_DONE	R	R	R
	0xDE									.,		- •
	0xDF											
	UXDF									]		

#### **☞ BANK4 Register(0xE0~0xFF) : Coaxial CH4**

ADI	DRESS	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Def.	30P	25P		
	0xE0				CH4_DE	VICE_ID				0x48	0x48	0x48		
	0xE1													
	0xE2				CH4_R)	(_AREA				0x06	0x06	0x06		
	0xE3				CH4_DELAY _ON				CH4_COMM_O N	0x01	0x01	0x01		
	0xE4				CH4_DEL	_AY_CNT				0x00	0x00	0x00		
	0xE5								CH4_MSB	0x01	0x01	0x01		
	0xE6	CH4_ A_DUTY_ON								0x80	0x80	0x80		
	0xE7								CH4_ INT_MODE	0x01	0x01	0x01		
	0xE8		CH4_F	RX_SZ						0x50	0x50	0x50		
	0xE9				CH4_M	_DUTY			<b>U</b>	0x00	0x00	0x00		
	0xEA		CH4_RX_START_POSITION											
	0xEB		-RESERVED-											
	0xEC		CH4_PELCO16_00 [7:0]											
В	0xED		CH4_PELCO16_00 [15:8]											
A	0xEE			. 47	CH4_PELC	016_01 [7:0]				R	R	R		
N	0xEF		· ·		CH4_PELCO	16_01 [15:8]				R	R	R		
ĸ	0xF0				CH4_PELC	D16_02[7:0]				R	R	R		
4	0xF1				CH4_PELCO	016_02[15:8]				R	R	R		
_	0xF2				CH4_PELC	D16_03[7:0]				R	R	R		
	0xF3				CH4_PELCO	016_03[15:8]				R	R	R		
	0xF4				CH4_PELC	016_04[7:0]				R	R	R		
	0xF5				CH4_PELCO	016_04[15:8]				R	R	R		
	0xF6		>		CH4_PELC	O16_05[7:0]				R	R	R		
	0xF7				CH4_PELC	016_0515:8]				R	R	R		
	0xF8				CH4_PELC	D16_06[7:0]				R	R	R		
	0xF9				CH4_PELCO	016_06[15:8]				R	R	R		
	0xFA													
	0xFB													
	0xFC													
	0xFD													
	0xFE													
	0xFF													

#### **☞ Reserved BANK5/6/7/8 Registers(0x00~0x7F)**

,	ADDRES	ss	0x00	0x01	0x02	0x03	0x04	0x05	0x06	0x07	0x08	0x09	0x0A	0x0B	0x0C	0x0D	0x0E	0x0F
		Def	0xE0	0x0C	0x0C	0x1F	0x00	0x24	0x60	0x80	0x50	0x38	0x0F	0x00	0x04	0x10	0x30	0x00
	0x00	30P	0xC0	0x0C	0x0C	0x1F	0x00	0x24	0x40	0x80	0x50	0x38	0x0F	0x00	0x04	0x10	0x30	0x00
		25P	0xC0	0x0C	0x0C	0x1F	0x00	0x24	0x40	0x80	0x50	0x38	0x0F	0x00	0x04	0x10	0x30	0x00
		Def	0x06	0x06	0x00	0x80	0x37	0x80	0x49	0x37	0xEF	0xDF	0xDF	0x08	0x50	0x0C	0x00	0x88
	0x10	30P	0x06	0x06	0x00	0x80	0x37	0x80	0x49	0x37	0xEF	0xDF	0xDF	0x08	0x50	0x0C	0x01	0x88
		25P	0x06	0x06	0x00	0x80	0x37	0x80	0x49	0x37	0xEF	0xDF	0xDF	0x08	0x50	0x0C	0x00	0x88
		Def	0x84	0x20	0x23	0x00	0x2A	0xD1	0xF0	0x57	0x90	0x70	0x72	0xA8	0x00	0x68	0x00	0x07
В	0x20	30P	0x84	0x20	0x23	0x00	0x1A	0xDC	0xF0	0x57	0x90	0x70	0x72	0xA8	0x00	0x68	0x00	0x07
A N		25P	0x84	0x20	0x23	0x00	0x2A	0xDC	0xF0	0x57	0x90	0x70	0x72	0xA8	0x00	0x68	0x00	0x07
K		Def	0x00	0x01	0x64	0x00	0x00	0x17	0x25	0x00	0x00	0x02	0x02	0x00	0x00	0x00	0x00	0x00
5	0x30	30P	0xE0	0x01	0x64	0x00	0x00	0x15	0x25	0x00	0x00	0x02	0x02	0x00	0x00	0x00	0x00	0x00
/		25P	0xE0	0x01	0x64	0x00	0x00	0x17	0x25	0x00	0x00	0x02	0x02	0x00	0x00	0x00	0x00	0x00
6		Def	0x00	0x04	0x00	0x44	0xAA	0x00	0x00	0x00	0x00	0x00						
/	0x40	30P	0x00	0xEE	0x00	0x44	0xAA	0x00	0x00	0x00	0x00	0x00						
7		25P	0x00	0x04	0x00	0x44	0xAA	0x00	0x00	0x00	0x00	0x00						
/		Def	0x84	0xFF	0xFF	0x00	0x00	0x00	0x00	0x03	0x00	0x30						
8	0x50	30P	0xC6	0xFF	0xFF	0x00	0x00	0x00	0x00	0x03	0x01	0x00	0x00	0x00	0x00	0x00	0x00	0x30
		25P	0xC6	0xFF	0xFF	0x00	0x00	0x00	0x00	0x03	0x01	0x00	0x00	0x00	0x00	0x00	0x00	0x30
		Def	0x53	0x53	0x20	0x00												
	0x60	30P	0x53	0x53	0x20	0x00	0x02	0x00										
		25P	0x53	0x53	0x20	0x00	0x02	0x00										
		Def	0xC0	0x01	0x06	0x06	0x11	0x00	0x01	0x81	0x01	0x01	0x00	0x00	0x00	0x80	0x00	0x00
	0x70	30P	0xC0	0x01	0x06	0x06	0x11	0x00	0x01	0x81	0x01	0x01	0x00	0x00	0x11	0x80	0x00	0x00
		25P	0xC0	0x01	0x06	0x06	0x11	0x00	0x01	0x81	0x01	0x01	0x00	0x00	0x11	0x80	0x00	0x00

#### Reserved BANK5/6/7/8 Registers(0x80~0xFF)

	ADDRES	ss	0x00	0x01	0x02	0x03	0x04	0x05	0x06	0x07	0x08	0x09	0x0A	0x0B	0x0C	0x0D	0x0E	0x0F
		Def	0x00	0x04	0x3F	0xFF	0xFF	0xFF	0x00	0x00	0x00							
	0x80	30P	0x00	0x04	0x3F	0xFF	0xFF	0xFF	0x00	0x00	0x00							
		25P	0x00	0x04	0x3F	0xFF	0xFF	0xF	0x00	0x00	0x00							
		Def	0x01	0x00	0x48	0x84	0x00	0x80	0x00	0x00	0x00	0x00						
	0x90	30P	0x01	0x00	0x48	0x84	0x00	0x80	0x00	0x00	0x00	0x00						
		25P	0x01	0x00	0x48	0x84	0x00	0x80	0x00	0x00	0x00	0x00						
В		Def	0x10	0x10	0x0E	0x70	0x10	0x34	0x70	0x5C	0x40	0x20	0x30	0x40	0x10	0x08	0x04	0x20
A	0xA0	30P	0x10	0x30	0x0C	0x50	0x10	0x34	0x70	0x5C	0x20	0x20	0x30	0x40	0x20	0x20	0x14	0x20
N		25P	0x10	0x10	0x0E	0x70	0x10	0x34	0x70	0x5C	0x40	0x20	0x30	0x40	0x10	0x08	0x04	0x20
K		Def	0x40	0x50	0x0E	0x00	0x00	0x80	0x00	0x00	0x39	0xB2	0x05	0x00	0xC0	0x00	0x00	0x00
5	0xB0	30P	0x40	0x50	0x0E	0x00	0x00	0x80	0x00	0x00	0x39	0xB2	0x05	0x00	0xC0	0x00	0x00	0x00
/		25P	0x40	0x50	0x0E	0x00	0x00	0x80	0x00	0x00	0x39	0xB2	0x05	0x00	0xC0	0x00	0x00	0x00
6		Def	0x0D	0x14	0x00	0x50												
/	0xC0	30P	0x16	0x14	0x00													
7		25P	0x16	0x14	0x00													
/		Def	0x00															
8	0xD0	30P	0x00															
		25P	0x00															
		Def	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
	0xE0	30P	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
		25P	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
	0,450	Def	. \		-	-	•	-	-	-	-	-	-	-	-	-	-	-
	0xF0	30P		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
		25P	-	-	-	•	•	-	•	-	-	-	-	-	-	-	-	-

## **☞ Reserved BANK9 Register(0x00~0x6F): FSC Value**

	ADDRES	ss	0x00	0x01	0x02	0x03	0x04	0x05	0x06	0x07	0x08	0x09	0x0A	0x0B	0x0C	0x0D	0x0E	0x0F
		Def	0x02	0x04	0x06	0x08	0x0C	0x10	0x14	0x18	0x1C	0x20	0x28	0x30	0x38	0x40	0x48	0x50
	0x00	30P	0x02	0x04	0x06	0x08	0x0C	0x10	0x14	0x18	0x1C	0x20	0x28	0x30	0x38	0x40	0x48	0x50
		25P	0x02	0x04	0x06	0x08	0x0C	0x10	0x14	0x18	0x1C	0x20	0x28	0x30	0x38	0x40	0x48	0x50
		Def	0x58	0x60	0x68	0x70	0x78	0x7F	0x87	0x8F	0x97	0x9F	0xAF	0xBF	0xCF	0xDF	0xEF	0xFF
	0x10	30P	0x58	0x60	0x68	0x70	0x78	0x7F	0x87	0x8F	0x97	0x9F	0xAF	0xBF	0xCF	0xDF	0xEF	0xFF
		25P	0x58	0x60	0x68	0x70	0x78	0x7F	0x87	0x8F	0x97	0x9F	0xAF	0xBF	0xCF	0xDF	0xEF	0xFF
		Def	0x01	0x03	0x05	0x07	0x0B	0x0F	0x13	0x17	0x1B	0x1F	0x27	0x2F	0x37	0x3F	0x47	0x4F
	0x20	30P	0x01	0x03	0x05	0x07	0x0B	0x0F	0x13	0x17	0x1B	0x1F	0x27	0x2F	0x37	0x3F	0x47	0x4F
В		25P	0x01	0x03	0x05	0x07	0x0B	0x0F	0x13	0x17	0x1B	0x1F	0x27	0x2F	0x37	0x3F	0x47	0x4F
Α		Def	0x57	0x5F	0x67	0x6F	0x77	0x7F	0x87	0x8F	0x97	0x9F	0xAF	0xBF	0xCF	0xDF	0xEF	0xFF
N	0x30	30P	0x57	0x5F	0x67	0x6F	0x77	0x7F	0x87	0x8F	0x97	0x9F	0xAF	0xBF	0xCF	0xDF	0xEF	0xFF
κ		25P	0x57	0x5F	0x67	0x6F	0x77	0x7F	0x87	0x8F	0x97	0x9F	0xAF	0xBF	0xCF	0xDF	0xEF	0xFF
9		Def	0x00	0x00	0x00	0x00	0x00	0x00	0x40	0x00	1	-	-	-	•	•	-	-
	0x40	30P	0x00	0x00	0x00	0x00	0x00	0x00	0xC3	0x00	)	-	-	-	•	•	-	-
		25P	0x00	0x00	0x00	0x00	0x00	0x00	0xC3	0x00	-	-	-	-	-	-	-	-
		Def	0xC8	0x7D	0xC3	0x52												
	0x50	30P	0x2C	0xF0	0xCA	0x52												
		25P	0xC8	0x7D	0xC3	0x52												
		Def	0x00	0x00	-	-	0x18	0xC2	0x01	0x1E	0x02	0x64	0x88	0x88	-	-	-	-
	0x60	30P	0x00	0x00	-	-	0x18	0xC2	0x01	0x1E	0x02	0x64	0x88	0x88	-	-	-	-
		25P	0x00	0x00		-	0x18	0xC2	0x01	0x1E	0x02	0x64	0x88	0x88	•	-	-	-

# 6-1. Register Detail Description

# **VIDEO Registers**

#### Registers to Power Down Mode

ADD	RESS	REGISTER NAME	BITS	VAL	UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыз	30P	25P	DESCRIPTION
		PD 4040	j			PD_ADAC : Power down for AUDIO DAC
		PD_ADAC	[7]			0:ON 1:OFF
		PD_VCH4	[3]			PD_VCH4: Power down for CH4 Video AFE
0	0x02	PD_VCH3	[2]	0x20	0x20	PD_VCH3: Power down for CH3 Video AFE PD_VCH2: Power down for CH2 Video AFE
		PD_VCH2	[1]			PD_VCH1 : Power down for CH1 Video AFE
		PD_VCH1	[0]			0:ON 1:OFF

#### \* Registers to Control Comb Filter and Video Format

ADD	RESS	REGISTER NAME	BITS	VAL	.UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыз	30P	25P	DESCRIPTION
	0x08	AUTO_1				AUTO_x : A register to set the Auto Detect Mode On/Off; When the AUTO mode has a high value, the Auto_NT_x bit value of the STATUS
	0x09	AUTO_2	[7]			Register(BANK0, 0xEF]) is to be confirmed to distinguish NTSC-M/J and PAL-B/D/G/H standards. It does not support other standards, and when used in
	0x0A	AUTO_3	141			link with the DVR controller, it cannot be used in the NON_REAL_TIME mode. (x = channel 1-4).  0: Auto Detect OFF
	0x0B	AUTO_4	[6:5]			1 : Auto Detect OFF
	0x08	BSF_MODE_1				BSF_MODE_x : Selects the filter to make primary separation of the
0	0x09	BSF_MODE_2		0x00	0x00	brightness and color signals. (x = channel 1~4)
	0x0A	BSF_MODE_3	[]			00 : AUTO LPF Coefficient Selection       01 : Mode 1 (2.7~5.4MHz Cut-off)         10 : Mode 2 (3.5~5.6MHz Cut-off)       11 : Manual(BANKA~B,0x60 ~ 0x72,
	0x0B	BSF_MODE_4				0xD0 ~ 0xE2)
	0x08	VIDEO_FORMAT_1				VIDEO_FORMAT_x : A register to determine the video standards of the input
	0x09	VIDEO_FORMAT_2	[4:0]			signal (x = channel 1~4)
	0x0A	VIDEO_FORMAT_3				00000 : NTSC-M,J       10001 : NTSC-4.43         11101 : PAL-B,D,G,H,I       10110 : PAL-M
	0x0B	VIDEO_FORMAT_4				11111 : PAL-Nc 10101 : PAL-60 Others : None

## \* Registers to Control Luminance

ADD	RESS	REGISTER NAME	BITS	VAI	_UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
	0x0C	BRIGHTNESS_1				BRIGHTNESS_x : Brightness control; DC level of the Luma signal is adjustable up to -128 ~ +127. BRIGHTNESS consists of 2's Complements.
0	0x0D	BRIGHTNESS_2	[7:0]	0xF4	0xF4	(x = channel 1-4)
	0x0E	BRIGHTNESS_3	[7.0]	0.114	OXI 4	<b>00000001</b> : +1
	0x0F	BRIGHTNESS_4				<b>10000000</b> : -128

#### \* Registers to Control Luminance

ADD	RESS	REGISTER NAME	BITS	VAL	UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыз	30P	25P	DESCRIPTION
	0x10	CONTRAST_1		0x90		CONTRAST_x : Contrast control, Gain level of the Luma signal is adjustable up to x2. MSB represents an integral number while the rest the
0	0x11	CONTRAST_2	[7:0]		0x90	decimal fraction. (x = channel 1~4)
	0x12		0.30	0,30	00000000 : ≒ x 0	
	0x13	CONTRAST_4				10000000 : ≒ x 1 11111111 : ≒ x 2

# Registers to Control Sharpness

	ADDF	RESS	REGISTER NAME	BITS	VALUE		DESCRIPTION
	Bank	Addr	REGISTER NAME	ыз	30P	25P	DESCRIPTION
		0x14	H_SHARPNESS_1				H_SHARPNESS_x : Selects the H_Sharpness Value to calculate the brightness information. It consists of four bits in total. MSB represents an
		0x15	H_SHARPNESS_2	[7:4]	0x9	0x9	integral number while the rest the decimal fraction. (x = channel 1-4)
		0x16	H_SHARPNESS_3			U.S	0000 : x0
	0	0x17	H_SHARPNESS_4				1000 : x1
		0x14	V_SHARPNESS_1				V_SHARPNESS_x : Selects the V_Sharpness Value to calculate the brightness information. It consists of four bits in total. MSB represents an
I		0x15	V_SHARPNESS_2	[3:0]	0x0		integral number while the rest the decimal fraction. (x = channel 1-4)
		0x16	V_SHARPNESS_3	[2.0]	5.07		0000 : x1
		0x17	V_SHARPNESS_4				1000 : x3 1111 :x4

#### ❖ Registers to Control Peaking Filter

ADD	RESS	REGISTER NAME	BITS	VAL	UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыіз	30P	25P	DESCRIPTION
	0x18	Y_PEAK_MODE_1	[7:4]			Y_PEAK_MODE_x : Y Peaking Filter control
0	0x19	Y_PEAK_MODE_2	[7:4]	0x0	0x0	(x = channel 1~4)
	0x1A	Y_PEAK_MODE_3	[7:4]	0.00		0000 : 0dB
	0x1B	Y_PEAK_MODE_4	[7:4]			0100 ~ 1111 : Don't use

#### ❖ Registers to Control Low Pass Filter

ADD	RESS	REGISTER NAME	BITS	VAL	UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыіз	30P	25P	DESCRIPTION
	0x18	Y_FIR_MODE_1	[3:0]			Y_FIR_MODE_x : Y Low Pass Filter control (x = channel 1-4)
0	0x19	Y_FIR_MODE_2	[3:0]	0x0	0x0	0000 : bypass         0001 : 6MHz           0010 : 6.5MHz         0011 : 7MHz
U	0x1A	Y_FIR_MODE_3	[3:0]	UXU	UXU	0100 : 7.5MHz     0101 : 8MHz       0110 : 8.5MHz     0111 : 9MHz
	0x1B	Y_FIR_MODE_4	[3:0]			1000 : 9.5MHz etc : Manual

## Registers to Control ACC

ADD	RESS	REGISTER NAME	BITS	VAL	UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
	0x20	ACC_OFF_1				
	0x28		ACC_OFF_1~4 (x = channel 1~4) : Continue to a constant gain value for chroma signal			
		ů ů				
0		ACC_OFF_4		- 0x2F	0x2F	
	0x20	ACC_GAIN_SPD_1	[3:0]		UALI	ACC_GAIN_SPD_1~4 (x = channel 1~4) : 1 step value applied to the ACC Gain Accumulator
	0x24	ACC_GAIN_SPD_2				
	0x28	ACC_GAIN_SPD_3				(ACC Accumulator 1 Step value = 4 * ACC_GAIN_SPD + 2)
	0x2C	ACC_GAIN_SPD_4				

#### \* Registers to Control Chrominance

ADD	RESS	REGISTER NAME	BITS	VAI	_UE	DECORPTION
Bank	Addr	REGISTER NAME	BIIS	30P	25P	DESCRIPTION
	0x21	PAL_CM_OFF_1				
	0x25	PAL_CM_OFF_2	[7]			PAL_CM_OFF_x (x = channel 1~4) : PAL Compensation On/Off.
	0x29	PAL_CM_OFF_3	[/]			PAL Compensation applied     1 : PAL Compensation not applied.
	0x2D	PAL_CM_OFF_4		0x92		
	0x21	IF_FIR_SEL_1			0x92	IF_FIR_SEL_x (x = channel 1~4 )   : IF Filter drive mode selected.   000 : bypass
0	0x25	IF_FIR_SEL_2	[6:4]			40
U	0x29	IF_FIR_SEL_3				(a) -20 (g) -40
	0x2D	IF_FIR_SEL_4				-80 -80 -100 1 2 3 4 5 6 7 Freqency (MHz)
	0x21	CLPF_SEL_1				CLPF_SEL_x (x = channel 1~4)
	0x25	CLPF_SEL_2	[3:0]			: C low pass filter applied mode applied after color demodulation.  0000 : Bypass  0001 : 0.6MHz cut off
	0x29	CLPF_SEL_3				<b>0010</b> : 1.0MHz cut off <b>0011</b> : 1.2MHz cut off
	0x2D	CLPF_SEL_4				Others: Bypass

#### \* Registers to Control Chrominance

	ADDI	RESS	REGISTER NAME	BITS	VAL	UE	DESCRIPTION
	Bank	Addr			30P	25P	DESCRIPTION
		0x22	COLOROFF_1				COLOROFF_x (x = channel 1~4)
4		0x26	COLOROFF_2	[4]			: COLOR OFF
		0x2A	COLOROFF_3	[4]	[4]		0 : Color ON 1 : Color OFF
	0x2E	COLOROFF_4				1. Color On	
		0x22	C_KILL_1	[3:0]	0x0B	0x0B	C_KILL_x[3] (x = channel 1~4) : Select to Color kill mode  0: Not Y/C separation
	0	0x26	C_KILL_2				1 : Color kill after Y/C separation  C_KILL_x[2:0] (x = channel 1~4)  : color kill control.  000 : Burst Amplitude 10% Under & FSC Unlock
		0x2A	C_KILL_3				<ul> <li>001: Burst Amplitude 5% Under &amp; FSC Unlock</li> <li>010: Burst Amplitude 10 % Under</li> <li>011: Burst Amplitude 5% Under</li> <li>100: Always color on</li> </ul>
		0x2E	C_KILL_4				101 : Always color on. 110 : Always color off 111 : Always color off

#### \* Registers to Control Sync Detection

ADD	RESS	REGISTER NAME	BITS	VAI	UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
	0x23	FLD_DET_MODE_1				FLD_DET_MODE_x (x = channel 1~4) : Select the method to create the field information that will be externally
	0x27	FLD_DET_MODE_2	[7:6]			output .  00 : Time-labs Mode : correction after Search for the two fields
	0x2B	FLD_DET_MODE_3	[7:0]	- 0x43		01 : Normal toggle mode : correction after Search for the 16-fields 10 : normal mode : Detection after Search for the 1-field
0	0x2F	FLD_DET_MODE_4			0x43	11 : Only toggle mode
	0x23	NOVID_DET_B_1			0.43	NOVID_DET_B_x (x = channel 1~4) : Select Condition for No video detection, High Active.
	0x27	NOVID_DET_B_2				[0]: If the input video is not detected sync, decision to NO Video [1]: If width of detected sync is narrower than video standard, decision to
	0x2B	NOVID_DET_B_3	[5.0]			NO Video
	0x2F	NOVID_DET_B_4				[2]: If Vertical sync don't exist, decision to NO Video  [3]: If the CLAMP is not stable, decision to NO Video

#### \* Registers to Control Y\_DELAY

ADD	RESS	REGISTER NAME	BITS	VAL	.UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
	0x30	Y_DELAY_1	[4:0]	0x12	0x12	Y_DELAY_ON_x (x = channel 1-4) : Y DELAY Control, controllable between 0x00 ~ 0x1F.
0	0x31	Y_DELAY_2				
	0x32	Y_DELAY_3				
	0x33	Y_DELAY_4				

## Registers to Control Pedestal

ADD	RESS	REGISTER NAME	BITS	VAL	UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыіз	30P	25P	DESCRIPTION
	0x34	PED_ON_1	[6]	0	0	PED_ON_x : Select to Pedestal ON/OFF
0	0x35	PED_ON_2				(x = channel 1~4)
	0x36	PED_ON_3				0 : Pedestal OFF 1 : Pedestal ON
	0x37	PED_ON_4				U . Fedesial OFF I . Fedesial ON

#### **❖** Registers to Control Chrominance

ADD	RESS	REGISTER NAME	BITS	VAI	LUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыіз	30P	25P	DESCRIPTION
	0x38	CTI_GAIN_1				CTI_GAIN_x[7:6] (x = channel 1~4)
	0x39	CTI_GAIN_2				: Adjust CTI Gain Delay
	0x3A	CTI_GAIN_3	[7:0]	[7:0] 0x0A	0x0A	CTI_GAIN_x[4:0] (x = channel 1~4) : Adjust gain level for CTI.
	0x3B	CTI_GAIN_4				0x00 : No Gain 0x01 ~ 0x1F : More larger gain
	0x3C	SATURATION_1	[7:0]	0x80	0x80	SATURATION_x (x = channel 1~4)
0	0x3D	SATURATION_2				: Color Gain Value (Adjustable up to x2)
	0x3E	SATURATION_3				00000000 : x0
	0x3F	SATURATION_4				11000000 : x1.5
	0x40	HUE_1				HUE_x (x = channel 1~4)
	0x41	HUE_2	[7:0]	0x00	0x00	: Color HUE Control Value (360°/256 per HUE Value 1 unit)
	0x42	HUE_3	[7.0]	0,00	0.00	00000000 : 0°
	0x43	HUE_4				10000000 : 180° 11111111 : 360°

# \* Registers to Control Chrominance

	ADDI	RESS	DEGISTED NAME	DITO	VAL	UE	DESCRIPTION
E	Bank	Addr	REGISTER NAME	BITS	30P	25P	DESCRIPTION
		0x44	U_GAIN_1				U_GAIN_x (x = channel 1~4)
		0x45	U_GAIN_2	[7:0]	0x00	0x00	: U Gain Value (Adjustable up to x2)
		0x46	U_GAIN_3	[7.0]	0,00	UXUU	00000000 : x0
		0x47	U_GAIN_4				11000000 : x1.5
		0x48	V_GAIN_1				V_GAIN_x (x = channel 1~4)
		0x49	V_GAIN_2	[7:0]	0×00	0x00 0x00	: V Gain Value (Adjustable up to x2)
		0x4A	V_GAIN_3	[7.0]	0,00		00000000 : x0
	0	0x4B	V_GAIN_4				11000000 : x1.5
		0x4C	U_OFFSET_1			0x00	U_OFFSET_x (x = channel 1~4)
		0x4D	U_OFFSET_2	[7:0]	0x00		: U offset value is adjustable up to $\pm$ 7. U offset consists of 2's complements.
		0x4E	U_OFFSET_3	[7.0]	0.00	0.00	0001 : +1
		0x4F	U_OFFSET_4				<b>1000</b> : -8
		0x50	V_OFFSET_1				V_OFFSET_x (x = channel 1-4)
		0x51	V_OFFSET_2	[7:0]	:0] 0x00	0x00	: V offset value is adjustable up to ± 7. V offset consists of 2's complements.
		0x52	V_OFFSET_3	[1.0]		UXUU	0001 : +1
		0x53	V_OFFSET_4				<b>1000</b> : -8 <b>1111</b> : -1

#### Registers to Control Field Polarity

ADD	RESS	REGISTER NAME	BITS	VAL	UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
		FLD_INV_4	[7]			FLD_INV_x (x = channel 1~4)
0	0x54	FLD_INV_3	[6]	0x0 (AHD) 0x0F (960H)	0x0	: Field Polarity Control
		FLD_INV_2	[5]			0 : not Inversion 1 : Inversion
		FLD_INV_1	[4]			0 : not inversion 1 : inversion

#### \* Registers to Insert No Video Information

ADD	RESS	REGISTER NAME	BITS -	VALUE		DESCRIPTION
Bank	Addr	REGISTER NAME		30P	25P	DESCRIPTION
0	0x54	NOVID_INF_IN_14	[3]	0x0	0x0	NOVID_INF_IN _14 (CH1~CH4) : It can include a NO-Video information at MSB of EAV and SAV.  0 : No information 1 : Put no-video information in EAV or SAV

## \* Registers to Control Channel ID


ADD	RESS	REGISTER NAME	BITS	VAL	UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыз	30P	25P	DESCRIPTION
	0x54	CHID_TYPE_14	[2:0]	0x1	0x1	CHID_TYPE_x (x = channel 1~4) : It determines type of channel ID.
	0x55	CHID_VIN_1	[3:0]	0x10	0x10	
0	UNUU	CHID_VIN_2	[7:4]	0.10		CHID_VIN_x (x = channel 1~4)
	0x56	CHID_VIN_3	[3:0]	[3:0] Ox10	0x10	: Register to put CHANNEL ID to distinguish channel. (0x0~0xF)
	UX36	CHID_VIN_4	[7:4]	UXIU		

## \* Registers to Control Video Output Timing

ADDI	RESS	DECICTED NAME	BITS	VAI	_UE	DECORIDATION
Bank	Addr	REGISTER NAME	BIIS	30P	25P	DESCRIPTION
	0x58	H_DELAY_1				
	0x59	H_DELAY_2	[7:0]	0x80	0x78	H_DELAY_x : Register to determine the Horizontal start position of output image to Hsync
	0x5A	H_DELAY_3	[]		0.770	extracted in analog input signal. (x = channel 1-4)
	0x5B	H_DELAY_4				
0	0x5C	V_DELAY_1				V_DELAY_x[7:6] : Select to vblk_str_fld (x = channel 1~4) 00 : evenfld
	0x5D	V_DELAY_2	[7:0]	0x9E	0x9E	V_DELAY_x[5]
	0x5E	V_DELAY_3	[7.0]	UAJE.	UNUL	: V_DELAY_x[4:0] Control Enable (x = channel 1~4)  V_DELAY_x[4:0] (When V_DELAY_x[5] = 1)
	0x5F	V_DELAY_4				: Register to determine the Vertical start position of output image to Vsync extracted in analog input signal. $(x = \text{channel } 1 \sim 4)$

## \* Registers to Control Video Output Timing

ADDI	RESS	REGISTER NAME	BITS	VAI	_UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыіз	30P	25P	DESCRIPTION
	0x60	HBLK_END_1				
	0x61	HBLK_END_2	[7:0]	[7:0] 0x00	0x00	HBLK_END_x : Register to control Width of Horizontal Blanking, If user increments or
	0x62	HBLK_END_3	[7.0]	0X00	0X00	decrements the value of this register, then the Active region is changed. ( $x = channel 1~4$ )
	0x63	HBLK_END_4				
0	0x64	VBLK_END_1				VBLK_END_x[7:6] : Select to vblk_end_fld (x = channel 1~4) 00 : evenfld
	0x65	VBLK_END_2	[7:0]	0xBF (AHD) 0x08 (960H)	0xBF (AHD) 0x0D (960H)	VBLK_END_x[5] : VBLK_END_x[4:0] Control Enable
	0x66	VBLK_END_3				(x = channel 1-4)  VBLK_END_x[4:0] (When VBLK_END_x[5] = 1)
	0x67	VBLK_END_4				: Register to control Width of Vertical Blanking. If user increments or decrements the value of this register, then the Active region is changed.  (x = channel 1-4)



## \* Registers to Control Video Output Timing

ADD	RESS	REGISTER NAME	BITS	VAI	_UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыз	30P	25P	DESCRIPTION
	0x68	H_CROP_S_1				
	0x69	H_CROP_S_2	[7:0]	0x00	0x00	H_CROP_S_x : Adjust the horizontal crop start point.
	0x6A	H_CROP_S_3	[7.0]	0.00	0.00	(x = channel 1-4)
	0x6B	H_CROP_S_4				
	0x6C	H_CROP_E_1				
	0x6D	H_CROP_E_2	[7:0]	0x00	0x00	H_CROP_E_x : Adjust the horizontal crop end point. (x = channel 1~4)
	0x6E	H_CROP_E_3	[7:0]	0x00		
0	0x6F	H_CROP_E_4				
U	0x70	V_CROP_S_1		0x00	0x00	V_CROP_S_x : Adjust the vertical crop start point.
	0x71	V_CROP_S_2	[7:0]			
	0x72	V_CROP_S_3	[7.0]			(x = channel 1-4)
	0x73	V_CROP_S_4				
	0x74	V_CROP_E_1				
	0x75	V_CROP_E_2	[7:0]	0x00	0x00	V_CROP_E_x : Adjust the vertical crop end point.
	0x76	V_CROP_E_3	[7.0]	UXUU	UXUU	(x = channel 1~4)
	0x77	V_CROP_E_4				

## \* Registers to Control Back Ground Color

ADDI	RESS	REGISTER NAME	BITS	VAL	UE	DESCRIPTION
Bank		30P	25P	DESCRIPTION		
	0x78	BGDCOL_1	[3:0]	- 0x88		BGDCOL_x : When No-Video, BackGround Color is used. (x = channel 1~4)  0000 : Blue  0001 : White (75%)
0		BGDCOL_2	[7:4]		0x88	0010 : Yellow 0011 : Cyan 0100 : Green 0101 : Magenta 0110 : Red
•	0x79	BGDCOL_3	[3:0]		0.000	0111 : Blue 1000 : Black 1001 : Gray 1010 : Red (NEXTCHIP') 1011 : Yellow (NEXTCHIP') 1100 : Magenta (NEXTCHIP')
		BGDCOL_4	[7:4]			1101 : Green (NEXTCHIP') 1110 : Blue (NEXTCHIP') 1111 : Cyan (NEXTCHIP')  * These color information is exactly same as controllers provided by NEXTCHIP

#### ❖ Registers to Control Data Out Mode

ADD	RESS	REGISTER NAME	вітѕ	VALUE		DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
	0~74	DATA_OUT_MODE_1	[3:0]		0x11	DATA_OUT_MODE_x : It limits a level of output data, can change signals of Cb and Cr each. (x = channel 1~4)
	0x7A	DATA_OUT_MODE_2	[7:4]	0x11		0000 : Y(016-235), Cb(016-240), Cr(016-240) 0001 : Y(001-254), Cb(001-254), Cr(001-254) 0010 : Y(000-255), Cb(000-255), Cr(000-255) 0011 : Cb / Cr Change, 016-235 0100 : Cb / Cr Change, 001-254
0	0x7B	DATA_OUT_MODE_3	[3:0]			
		DATA_OUT_MODE_4	[7:4]			0101 : Cb / Cr Kill, 016-235 0110 : Cb / Cr Kill, 001-254 Others : Background color output



# **Enable Registers**

#### \* Registers For Each Channel Control

ADD	ADDRESS REGISTER NAME		BITS	VALUE		DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
0	0x80	EACH_REG_SET	[3:0]	0xF	0xF	DEC_REG_EACH : For each control CH1~CH4 register.
						0x0 : same control 0xF : each control

#### **❖** Registers to Select AHD Mode

ADDI	RESS	REGISTER NAME	BITS	VALUE		DESCRIPTION
Bank	Addr	REGISTER NAME	ыз	30P	25P	DESCRIPTION
	0x81	AHD_MD_1	[3:0]	0x2		AHD_MD
0	0x82	AHD_MD_2			0x3	: AHD Mode Selection.
	0x83	AHD_MD_3				0:         SD Mode         2:         1080_30P MODE           3:         1080_25P MODE         4:         720_60P MODE
	0x84	AHD_MD_4				5: 720_50P MODE       6: 720_30P MODE         7: 720_25P MODE       Etc.: Don't use

## ❖ Registers to Select 960H

ADD	RESS	REGISTER NAME	вітѕ	VALUE		DESCRIPTION
Bank	Addr	REGISTER NAME		30P	25P	DESCRIPTION
	0x85	STD_MD_1				
0	0x86	STD_MD_2	[4]	0	0	STD_MODE_x (x = channel 1~4) : 960H Mode Selection
	0x87	STD_MD_3				
	0x88	STD_MD_4				0: H720 or AHD MODE 1: H960 MODE

## Registers to Control Active Region

ADDF	RESS	REGISTER NAME	BITS	VALUE		DESCRIPTION
Bank	Addr	REGISTER NAME	ыз	30P	25P	DESCRIPTION
	0x85	AV_960H_1				
0	0x86	AV_960H_2	[0]	0x0 (AHD)	0x0 (AHD)	AV_960H_x : Control To 1H_ACTIVE_REGION (x = channel 1~4)
	0x87	AV_960H_3		0x1 (960H)	0x1 (960H)	Active_region of other modes     Active_region of 960H mode
	0x88	AV_960H_4				

#### **❖** Registers to Select SH960

ADD	RESS	REGISTER NAME	BITS	VAL	UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыз	30P	25P	DESCRIPTION
	0x89	SEL960H_01		[0] 0		* This register is not apply to the AHD mode. (apply to only SD MODE)
0	0x8A	SEL960H_02	[0]		0	SEL_960H_0x : 37.125MHz 720H mode or 37.125MHz 960H mode selection.
· ·	0x8B	SEL960H_03				When STD_MODE_x (BANK0, 0x85-0x88[0]) = 0x0
	0x8C	SEL960H_04				0: 37.125MHz 960H Mode 1: 37.125MHz 720H Mode

#### ❖ Registers to Control Horizontal ZOOM

ADDI	RESS	REGISTER NAME	вітѕ	VALUE		DESCRIPTION
Bank	Addr	REGISTER NAME		30P	25P	DESCRIPTION
	0x93	HZOOM_ON_1	- [0]	0		HZOOM_ON_x (x = channel 1~4) : This Register can be turned on or off Horizontal ZOOM. 0: ZOOM OFF 1: ZOOM ON
0	0x94	HZOOM_ON_2			0	
· ·	0x95	HZOOM_ON_3				
	0x96	HZOOM_ON_4				

#### ❖ Registers to Control Y/C DELAY

ADI	DRESS	DEGICTED NAME	DITO	VAL	.UE	DECORIDATION
Bank	Addr	REGISTER NAME	BITS	30P	25P	DESCRIPTION
	0xA0	DF_YDELAY_4				
	0xA1	DF_YDELAY_3	[3:0]	0x0	0x0	DF_YDELAY_x (x = channel 1~4) : Y(Luminance) delay control in the domain of 27MHz can be controlled
	0xA2	DF_YDELAY_2	10.01		o	between 0x0 ~ 0xF.
	0xA3	DF_YDELAY_1				
	0xA0	DF_CDELAY_4				
	0xA1	DF_CDELAY_3	[7:4]	0x0	0x0	DF_CDELAY_x (x = channel 1~4) : C(Chrominance) delay control in the domain of 27MHz can be controlled between 0x0 ~ 0xF.
	0xA2	DF_CDELAY_2				
0	0xA3	DF_CDELAY_1				
	0xA4	DB_YDELAY_4		0x1	0x0	DB_YDELAY_x (x = channel 1~4) : Y(Luminance) delay control in the domain of 36MHz can be controlled between 0x0 ~ 0xF.
	0xA5	DB_YDELAY_3	[3:0]			
	0xA6	DB_YDELAY_2				
	0xA7	DB_YDELAY_1				
	0xA4	DB_CDELAY_4				
	0xA5	DB_CDELAY_3	[7:4]	0x0	0x0	DB_CDELAY_x (x = channel 1~4) : C(Chrominance) delay control in the domain of 36MHz can be controlled
	0xA6	DB_CDELAY_2				between 0x0 ~ 0xF.
	0xA7	DB_CDELAY_1				

# **State Registers**

## \* Registers to Status Registers (Read Only)

ADD	RESS	REGISTER NAME	BITS	VAL	.UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыіз	30P	25P	DESCRIPTION
		NOVID_01	[0]			NOVID_0x : Each Channel Video Decoder No Video detection Status.
	0xB8	NOVID_02	[1]	Read	Read	(x = Channel number)
		NOVID_03	[2]	Read	Read	0 : On Video 1 : No Video
		NOVID_04	[3]			1 vace
	0xB9	MOTION_01	[0]			MOTION_0x
		MOTION_02	[1]	Read	Read	: Each Channel Motion detection Status (x = Channel number)
		MOTION_03	[2]	Reau		0 : No MOTION 1 : On MOTION
0		MOTION_04	[3]			1
		BLACK_01	[0]		Read	BLACK_0x
	0xBA	BLACK_02	[1]	Read		: Each Channel BLACK detection Status (x = Channel number)
	OXDA	BLACK_03	[2]	rtoud	rtoud	0 : No BLACK 1 : On BLACK
		BLACK_04	[3]			1 10.52 0.0
		WHITE_01	[0]			WHITE_0x
	0xBB	WHITE_02	[1]	Read	Read	: Each Channel WHITE detection Status (x = Channel number)
	7,00	WHITE_03	[2]	, roud	rioud	0 : No WHITE 1 : On WHITE
		WHITE_04	[3]			

#### \* Registers for MUTE Detection Status (Read Only)

ADD	RESS	DECICTED NAME	BITS	VAL	_UE	DECORIDATION
Bank	Addr	REGISTER NAME	BIIS	30P	25P	DESCRIPTION
		MUTE _01	[0]			MUTE_0x
		MUTE _02	[1]			: Each Internal 8 Channel MUTE detection Status (x = Channel number)
		MUTE _03	[2]			
	0xBC	MUTE _04	[3]	Read	Read	
		MUTE _05	[4]			0 : On Audio 1 : No Audio (MUTE)
		MUTE _06	[5]			,
		MUTE _07	[6]			
		MUTE _08	[7]			
0		MUTE _09	[0]		Read	MUTE_0x : Each External 8 Channel MUTE detection Status (x-1 = EXT Channel)
		MUTE _10	[1]			number)
		MUTE _11	[2]			
	0xBD	MUTE _12	[3]	Read		
		MUTE _13	[4]			0 : On Audio 1 : No Audio (MUTE)
		MUTE _14	[5]			, , , , , , , , , , , , , , , , , , , ,
		MUTE _15	[6]			
		MUTE _16	[7]			
	0xBE	MUTEMIC_01	[0]	Read	Read	MUTEMIC_0x : Each Internal and External Mic Channel MUTE detection Status
		MUTEMIC_02	[2]			(x = Channel number) 0 : On Audio 1 : No Audio (MUTE)

#### Registers to Status Registers (Read Only)

	ADDRESS		REGISTER NAME	BITS	VALUE		DESCRIPTION
ı	Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
			COAX_RX_DONE_1	[0]	Read	Read	COAX_RX_DONE_x
	0	0xBF	COAX_RX_DONE_2	[1]			: COAXIAL_RX_Detecting Status ( x = channel number )
	"		COAX_RX_DONE_3	[2]			0 : No Detecting
			COAX_RX_DONE_4	[3]			1 : COAXIAL_RX_Detecting

## Registers to Status Registers (Read Only)

ADD	RESS	REGISTER NAME	BITS	VALUE		DESCRIPTION
Bank	Addr	REGISTER NAME	ыіз	30P	25P	DESCRIPTION
	0xC0	NOVID_01B	[0]			NOVID_0xB : Each Channel Video Decoder No Video detection Status with HOLD option
0		NOVID_02B	[1]	Read	Read	(x = Channel number)
		NOVID_03B	[2]			0 : On Video 1 : No Video
		NOVID_04B	[3]			V . Off video

#### \* Registers to Status Registers (Read Only)

ADD	DDRESS REGISTER NAME BITS		VALUE		DESCRIPTION	
Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
		MOTION_01B	[0]			MOTION_0xB : Each Channel Motion detection Status with HOLD option
0	0xC1	MOTION_02B	[1]	Read	Read	(x = Channel number)
U		MOTION_03B	[2]			0 : No MOTION 1 : On MOTION
		MOTION_04B	[3]			2 The money

#### Registers to show Mute Status (Read Only)

ADD	RESS	DECICTED NAME	DITO	VAL	UE	DECORIDE
Bank	Addr	REGISTER NAME	BITS	30P	25P	DESCRIPTION
		MUTE_01B	[0]			MUTE_0xB : Each Internal 8 Channel MUTE detection Status with HOLD option
		MUTE_02B	[1]			(x = Channel number)
	0xC4	MUTE_03B	[2]			
		MUTE_04B	[3]	Read	Read	
		MUTE_05B	[4]			0 : On Audio 1 : No Audio (MUTE)
		MUTE_06B	[5]			- 110 / Maio (MOTE)
		MUTE_07B	[6]			
		MUTE_08B	[7]			
0		MUTE_09B	[0]	Read	Read	MUTE_0xB : Each External 8 Channel MUTE detection Status with HOLD option
		MUTE_10B	[1]			(x-1 = EXT Channel number)
		MUTE_11B	[2]			
	0xC5	MUTE_12B	[3]			
		MUTE_13B	[4]			0 : On Audio 1 : No Audio (MUTE)
		MUTE_14B	[5]			,
		MUTE_15B	[6]			
		MUTE_16B	[7]			
	0xC6	MUTEMIC_01B	[0]	Read	Read	MUTEMIC_0xB : Each Internal and External Mic Channel MUTE detection Status
		MUTEMIC_02B	[2]			(x = Channel number)           0 : On Audio         1 : No Audio (MUTE)

## Registers to Status Registers (Read Only)

ADD	RESS	REGISTER NAME	BITS	VAL	UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыз	30P	25P	DESCRIPTION
		COAX_RX_DONE_1B	[0]	Read		COAX_RX_DONE_x : COAXIAL RX Detecting Status with HOLD option
0	0xC7	COAX_RX_DONE_2B	[1]		Read	(x = channel number)
· ·		COAX_RX_DONE_3B	[2]			0 : No Detecting
		COAX_RX_DONE_4B	[3]			1 : COAXIAL_RX_Detecting



#### \* Registers to Interrupt clear for Status Registers

ADD	RESS	REGISTER NAME	BITS	VAI	UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
		RD_STATE_CLR	[7]			RD_STATE_CLR : Interrupt clear condition selection  0 : Interrupt clear when BANK0, 0xC0~0xC6 Addr Register Read  1 : Interrupt clear when BANK0, 0xB8~0xBE / 0xC0~0xC6 Addr Register Read
0	0xC8	STATE_HOLD	[4]	0x90	0x90	STATE_HOLD : Interrupt Hold condition selection  0 : No Hold Option, State is Real Time update.  1 : Hold Option operation. State is Hold until cleared

#### \* Registers to Interrupt clear for Status Registers

ADD	RESS	REGISTER NAME	BITS	VALUE		DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
		IRQ_INV	[3]			IRQ_INV : IRQ pin output signal inversion  0 : Not Inversion  1 : Inversion
0	0xC9	IRQ_SEL	[2:0]	0x00	0x00	IRQ_SEL : Select IRQ pin output signals selection  When IRQ_MSB(BANK1,0xB2[0]) = 0, 0 : 0 (Zero) 1 : interrupt request by the No video detection 2 : interrupt request by the Mute detection 3 : interrupt request by the Motion detection 6 : ALINKO 7 : BNCO  When IRQ_MSB(BANK1,0xB2[0]) = 1, 0 : Novid   Motion interrupt request 4 : Black   Motion interrupt request 5 : White   Motion interrupt request

#### Registers to Show the Detect MODE (Read Only)

I	ADDRESS		REGISTER NAME	BITS	VAL	UE	DESCRIPTION
V	Bank	Addr REGISTER NAME BITS	ыю		25P	DESCRIPTION	
		0xD0	MODE_DET_CH1		[7:0] Read		MODE_DET_CHx : MODE Detecting Status ( x = channel number )
	0	0xD1	MODE_DET_CH2	[7.0]		Read	00 : No Detecting 01 : SD NTSC MODE 02 : SD PAL MODE
	v	0xD2	MODE_DET_CH3	[7:0]			04 : AHD 30P MODE 08 : AHD 25P MODE 10 : AHD 60P MODE
		0xD3	MODE_DET_CH4				20 : AHD 50P MODE 40 : AFHD 30P MODE 80 : AFHD 25P MODE

#### \* Registers to Show the ACC GAIN (Read Only)

ADD	RESS	REGISTER NAME	BITS	VALUE		DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
	0xD8	STATUS_ACC_GAIN1		Read		STATUS_ACC_GAIN_x
0	0xD9	STATUS_ACC_GAIN2	[7:0]		Read	
U	0xDA	STATUS_ACC_GAIN3	[7.0]			: ACC GAIN Value Status ( x = channel number )
	0xDB	STATUS_ACC_GAIN4				

# \* Registers to Show Chip Status (Read Only)

ADD	RESS	REGISTER NAME	BITS	VAL	.UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
	0xE0	CMP_VALUE_1				
	0xE1	CMP_VALUE_2	[7:0]	Read	Read	CMP_VALUE_x
	0xE2	CMP_VALUE_3	[7.0]	Reau		: Show the EACH Channel CLAMP Value (x = channel number)
0	0xE3	CMP_VALUE_4				
	0xE4	AGC_VALUE_1		Read	Read	
	0xE5	AGC_VALUE_2	[7:0]			AGC_VALUE_x
	0xE6	AGC_VALUE_3	[7.0]	Neau	Neau	: Show the EACH Channel AGC value (x = channel number)
	0xE7	AGC_VALUE_4				

#### \* Registers to read the PN MSB value (Read Only)

ADDI	RESS	REGISTER NAME		VALUE		DESCRIPTION
Bank	Addr	REGISTER NAME	BITS	30P	25P	DESCRIPTION
	0xE8	PN_READ_MSB_VAL1	[7:4]	Read	Read	PN_READ_MSB_VAL_x : PN_MSB Value Status (x = channel number)
0	0xE9	PN_READ_MSB_VAL2				
U	0xEA	PN_READ_MSB_VAL3				
	0xEB	PN_READ_MSB_VAL4				

## Registers to read the FSC Status (Read Only)

ADD	RESS	REGISTER NAME	BITS	VAL	.UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыіз	30P	25P	DESCRIPTION
	0xE8	FSC_CHG_DONE1				FSC_CHG_DONE_x
	0xE9	FSC_CHG_DONE2	[3]	Read	Read	: A status which FSC changed done or not ( x = channel number )
	0xEA	FSC_CHG_DONE3				0: not changed 1: changed
	0xEB	FSC_CHG_DONE4				
	0xE8	CKILL1				CKILL_x
	0xE9	CKILL2	[2]	Read	Read	: color kill status (x = channel number)
	0xEA	CKILL3	[-]			0 : Color On 1 : Color Off
0	0xEB	CKILL4				
	0xE8	FSC_LOCK_DONE1		Read	Read	
	0xE9	FSC_LOCK_DONE2	[1]			FSC_LOCK_DONE_x : FSC LOCK Detection Status (x = channel number)
	0xEA	FSC_LOCK_DONE3	1.7			·
	0xEB	FSC_LOCK_DONE4				
	0xE8	NOVIDEO1				
	0xE9	NOVIDEO2	[0]	Read	Read	NOVIDEO_x
	0xEA	NOVIDEO3	101			: NOVIDEO Status (x=channel number)
	0xEB	NOVIDEO4				

#### \* Registers to Show Locking Status (Read Only)

ADD	RESS	REGISTER NAME	BITS	VAI	.UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыіз	30P	25P	DESCRIPTION
		AGC_LOCK_04	[3]			AGC_LOCK_0x
	0xEC	AGC_LOCK_03	[2]	Read	Read	: Video AGC Locking Status ( x = channel number )
		AGC_LOCK_02	[1]			0 : No Locking
		AGC_LOCK_01	[0]			1 : Locking
		CMP_LOCK_04	[3]		Read	CMP_LOCK_0x
0	0xED	CMP_LOCK_03	[2]	Read		: Video CLAMP Locking status ( x = channel number )
U		CMP_LOCK_02	[1]			0 : No Locking
		CMP_LOCK_01	[0]			1 : Locking
		H_LOCK_04	[3]			H_LOCK_0x
	0xEE	H_LOCK_03	[2]	Read	Read	: Video Horizontal Locking status ( x = channel number )
		H_LOCK_02	[1]			0 : No Locking
		H_LOCK_01	[0]			1 : Locking

#### \* Registers to Show FLD & BW Status (Read Only)

ADD	RESS	DECICTED NAME	DITO	VAL	_UE	DECORIDETION
Bank	Addr	REGISTER NAME	BITS	30P	25P	DESCRIPTION
		FLD_04	[7:6]			* This read register is not apply to the AHD mode. (apply to only SD MODE)
	0xF1	FLD_03	[5:4]	Read	Read	FLD_0x : Field Detection status (x = channel number)
	<b>V</b>	FLD_02	[3:2]			FLD [0] = 0 : Odd Field 1 : Even Field
0		FLD_01	[1:0]			FLD [1] = 0 : Not detect Standard 1 : Detect Standard
		BW_04	[3]	Read		BW 0x
	0xF3	BW_03	[2]		Read	: Black / White Detection status (x = channel number)
		BW_02	[1]			0 : Color 1 : B/W
		BW_01	[0]			

### Registers to Show Chip Status (Read Only)

AE	DRESS	REGISTER NAME	BITS	VAL	UE	DECORIDEION
Ban	k Add		ыю	30P	25P	DESCRIPTION
0	0xF4	DEV_ID	[7:0]	Read	Read	DEV_ID : It shows Device ID (NVP6124B = 0x86)
0	0xF	REV_ID	[7:0]	Read	Read	REV_ID : It shows Revision ID

# **AUDIO Registers**

#### \* Registers to Control Audio AFE and DFE

ADD	RESS	DECICTED NAME	DITO	VAI	LUE	DECORIDEION
Bank	Addr	REGISTER NAME	BITS	30P	25P	DESCRIPTION
		PD_AAFE	[7]			PD_AAFE : Audio AFE LIVE CH1~CH8 and MIC1 Power Down Mode selection 0 : Operation 1 : Power Down
	0x00	RM_PB_PIN	[3]			RM_PB_PIN : Selection of clock and sync for ADATA_REC, ADATA_SP pin  0 : use ACLK_REC and ASYNC_REC as clock and sync for ADATA_REC, ADATA_SP pin  1 : use ACLK_PB and ASYNC_PB as clock and sync for ADATA_REC, ADATA_SP pin
1		PB_RM_PIN	[2]	0x02	0x02	PB_RM_PIN : Selection of clock and sync for ADATA_PB pin 0 : use ACLK_PB and ASYNC_PB as clock and sync for ADATA_PB, 1 : use ACLK_REC and ASYNC_REC as clock and sync for ADATA_PB,
		FILTER_ON	[1]			FILTER_ON : Set ADC sampling rate 0: Non-oversample (16KHz) 1: Oversample (64KHz)
		EN_32K_MODE	[0]			EN_32K_MODE : Operate whole audio system as 32K mode 0:16K Mode 1:32K Mode

## \* Registers to Control Audio Input Gain

	ADDI	RESS	REGISTER NAME	BITS	VAL	.UE		ESCRIPTION
	Bank	Addr	REGISTER NAME	ыіз	30P	25P	U	ESCRIPTION
		0x01	AIGAIN_01	[7:0]				
		0x02	AIGAIN_02	[7:0]			AIGAIN_x / MIGAIN_x : The gain of analog audio inpu	ut AIN1-8 and MICIN1
		0x03	AIGAIN_03	[7:0]				
		0x04	AIGAIN_04	[7:0]			0000 : mute	<b>0001</b> : 0.125
		0.00-4	AlgAlit_64	[1.0]		0x0A	<b>0010</b> : 0.25	<b>0011</b> : 0.375
		0x40	ALCANIA OF	[7:0]			<b>0100</b> : 0.5	<b>0101</b> : 0.625
N	1	UX4U	AIGAIN_05	[7:0]	0x0A		<b>0110</b> : 0.75	<b>0111</b> : 0.875
		0x41	AIGAIN_06	[7:0]			<b>1000</b> : 1.0	<b>1001</b> : 1.125
			_				<b>1010</b> : 1.25	<b>1011</b> : 1.375
N		0x42	AIGAIN 07	[7:0]			<b>1100</b> : 1.5	<b>1101</b> : 1.625
V		0.42	AIOAIN_07	[7.0]			<b>1110</b> : 1.75	<b>1111</b> : 1.875
		0x43	AIGAIN_08	[7:0]			<b>10000</b> : 2.0	<b>10001</b> : 2.125
		0x05	MIGAIN_01	[3:0]			10000 ~ 11111111 : step by ab	out 0.125

#### Registers to Audio Interface

ADD	RESS	REGISTER NAME	BITS	VAI	UE	PERCENTION
Bank	Addr	REGISTER NAME	BIIS	30P	25P	DESCRIPTION
		CAS_PB	[7]			CAS_PB : The Usage of Playback Data when Cascade Mode  0 : use multiple playback data, received through all stage  1 : use single playback data, received through last stage
		TRANS_MODE	[6]			TRANS_MODE : Control the phase between transferred clock and cascade data  0 : Same phase 1 : Inverted phase
	0x06	CAS_PIN	[4]	0x1B	0x1B	CAS_PIN : Control the usage of ADATA_CASI and ADATA_CASO as cascade transmitting  0 : Don't Use  1 : Use
		CHIP_STAGE	[1:0]			CHIP_STAGE : Selection of chip state for cascade  0 : middle stage
		RM_MASTER	[7]		0xC8	RM_MASTER : Selection of master & slave mode of ACLK_REC and ASYNC_REC  0 : Slave mode operation
1		RM_CLK	[6]	0xC8		RM_CLK : Set the relationship between audio signal outputted to ADATA_REC and clock outputted to ACLK_REC  0 : inverted clock 1 : non-inverted clock
		RM_BITRATE	[5:4]			RM_BITRATE : Set the bit rate of audio signal outputted to ADATA_REC  0 : 256fs
	0x07	RM_SAMRATE	[3]			RM_SAMRATE : Set the sampling rate of data outputted to ADATA_REC  0 : 8KHz
		RM_BITWID	[2]			RM_BITWID : Set the bit width of data outputted to ADATA_REC  0 : 16bits
		RM_SSP	[1]			RM_SSP : Selection of DSP mode and SSP mode for ADATA_REC pin, when ASYNC_REC is DSP mode.  0 : DSP mode
		RM_SYNC	[0]			RM_SYNC : Set the sync's mode inputted/outputted to ASYNC_REC.  0 : I2S mode

#### \* Registers to Control Audio interface

ADDI	RESS	REGISTER NAME	BITS	VAL	_UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
		RM_BIT_SWAP	[7]	0x03	0x03	RM_BIT_SWAP  : Set the bit sequence of Audio Data for ADATA_REC  0 : MSB first
		RM_LAW_SEL	[6]			RM_LAW_SEL : Define the G.711 data format outputted to ADATA_REC  0 : u-law  1 : a-law
1	0x08	RM_FORMAT	[5:4]			RM_FORMAT : Define the data format outputted to ADATA_REC  0 : linear PCM
		R_ADATSP2	[3]			R_ADATSP : Selection of output data for ADATA_SP
		R_ADATSP	[2]			0 : Speaker data 1 : Record data
		R_MULTCH	[1:0]			R_MULTCH           : Selection of number of Channel for ADATA_REC           0 : 2ch         1 : 4ch           2 : 8ch         3 : 16ch

# \* Registers to Control Audio Interface

AD	DRESS	REGISTER NAME	BITS	VAL	.UE	DESCRIPTION
Ban	k Addr	REGISTER NAME	פום	30P	25P	DESCRIPTION
		R_SEQ_01[4]	[0]	0x0	0x0	
		R_SEQ_02[4]	[1]	0x0	0x0	R_SEQ : Sequence of Audio Data for ADATA_REC
		R_SEQ_03[4]	[2]	0x0	0x0	00000 : channel 1 data
	0x09	R_SEQ_04[4]	[3]	0x0	0x0	00001 : channel 2 data
	UXU9	R_SEQ_05[4]	[4]	0x0	0x0	00010 : channel 3 data 00011 : channel 4 data
		R_SEQ_06[4]	[5]	0x0	0x0	00100 : channel 5 data
		R_SEQ_07[4]	[6]	0x0	0x0	00101 : channel 6 data 00110 : channel 7 data
		R_SEQ_08[4]	[7]	0x0	0x0	00111 : channel 8 data
1	004	R_SEQ_01	[3:0]			01000 : channel 9 data 01001 : channel 10 data
	0x0A	R_SEQ_02	[7:4]	0x10	0x10	01010 : channel 11 data
	000	R_SEQ_03	[3:0]	000	000	01011 : channel 12 data
	0x0B	R_SEQ_04	[7:4]	0x32	0x32	01100 : channel 13 data 01101 : channel 14 data
	000	R_SEQ_05	[3:0]	054	054	01110 : channel 15 data
	0x0C	R_SEQ_06	[7:4]	0x54	0x54	01111 : channel 16 data 10000 : Mic input 1
	000	R_SEQ_07	[3:0]	070	070	10001 : Mic input 2
	0x0D	R_SEQ_08	[7:4]	0x76	0x76	

#### \* Registers to Control Audio Interface

ADD	RESS	REGISTER NAME	BITS	VAI	LUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
		R_SEQ_09[4]	[0]	0x0	0x0	
		R_SEQ_10[4]	[1]	0x0	0x0	
		R_SEQ_11[4]	[2]	0x0	0x0	R_SEQ : Sequence of Audio Data for ADATA_REC
	0x0E	R_SEQ_12[4]	[3]	0x0	0x0	00000 : channel 1 data
	OXOL	R_SEQ_13[4]	[4]	0x0	0x0	00001 : channel 2 data 00010 : channel 3 data
		R_SEQ_14[4]	[5]	0x0	0x0	00010 : channel 3 data
		R_SEQ_15[4]	[6]	0x0	0x0	00100 : channel 5 data
		R_SEQ_16[4]	[7]	0x0	0x0	00101 : channel 6 data 00110 : channel 7 data
		R_SEQ_09	[3:0]	000		00111 : channel 8 data
1	0x0F	R_SEQ_10	[7:4]	0x98	0x98	01000 : channel 9 data 01001 : channel 10 data
	0x10	R_SEQ_11	[3:0]	0xBA	0xBA	01010 : channel 11 data
	UX1U	R_SEQ_12	[7:4]	UXBA	UXBA	01011 : channel 12 data
	0::44	R_SEQ_13	[3:0]	000	000	01100 : channel 13 data 01101 : channel 14 data
	0x11	R_SEQ_14	[7:4]	0xDC	0xDC	01110 : channel 15 data
	0::40	R_SEQ_15	[3:0]	055	055	01111 : channel 16 data 10000 : Mic input 1
	0x12	R_SEQ_16	[7:4]	0xFE	0xFE	10001 : Mic input 2
	0x3C	MIC_SEQ_01	[4:0]	0x00	0x00	
	0x3D	MIC_SEQ_02	[4:0]	0x00	0x00	

#### Registers to Control Audio Interface

ADDI	RESS	REGISTER NAME	BITS	VAL	.UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
		PB_MASTER	[7]		0x08	PB_MASTER : Selection of master & slave mode of ACLK_PB and ASYNC_PB  0 : Slave mode
		PB_CLK	[6]	0x08		PB_CLK : Set the relationship between audio signal outputted to ADATA_PB and clock outputted to ACLK_PB  0 : inverted clock
		PB_BITRATE	[5:4]			PB_BITRATE : Set the bit rate of audio signal outputted to ADATA_PB  0 : 256fs
1	0x13	PB_SAMRATE	[3]			PB_SAMRATE : Set the sampling rate of data outputted to ADATA_PB  0 : 8KHz
		PB_BITWID	[2]			PB_BITWID : Set the bit width of data outputted to ADATA_PB  0 : 16bits
		PB_SSP	[1]			PB_SSP : Set the position of data and sync signals inputted to ADATA_PB, when ASYNC_PB is DSP mode.  0 : DSP mode
		PB_SYNC	[0]			PB_SYNC : Set the sync's mode inputted/outputted to ASYNC_PB.  0 : I2S mode

#### Registers to Control Audio Interface

ADD	RESS	REGISTER NAME	BITS	VAL	LUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыз	30P	25P	DESCRIPTION
		PB_BIT_SWAP	[7]			PB_BIT_SWAP : Set the bit sequence of Audio Data for ADATA_PB  0 : MSB first
1	0x14	PB_SEL	[4:0]	0x00	0x00	PB_SEL : select the audio input channel for playback input  00 : channel 01
	0x15	PB_FORMAT	[7:6]	0x00	0x00	PB_FORMAT  : Define the data format inputted to ADATA_PB  0 : linear PCM
		PB_LAW_SEL	[3]			: Define the G.711 data format inputted to ADATA_PB  0 : u-law

#### Registers to Control Audio Mixing Gain

ADD	RESS	REGISTER NAME	BITS	VALUE		DESCRIPTION
Bank	Addr	REGISTER NAME	0110	30P	25P	DESCRIPTION
	0x16	MIX_RATIO_01	[3:0]			
	UXIO	MIX_RATIO_02	[7:4]			
	0x17	MIX_RATIO_03	[3:0]			
	UX17	MIX_RATIO_04	[7:4]		0x88	MIV DATIO ::
	0x18	MIX_RATIO_05	[3:0]			MIX_RATIO_x : Set the mixing gain for AIN1-15. ( x = channel 1~16 )
	UXIO	MIX_RATIO_06	[7:4]			
	0x19	MIX_RATIO_07	[3:0]	0x88		
1	OXIO	MIX_RATIO_08	[7:4]			
'	0v1 A	MIX_RATIO_09	[3:0]			
	0x1A	MIX_RATIO_10	[7:4]			0 : mute 1 : 0.25 2 : 0.31 3 : 0.38
	0x1B	MIX_RATIO_11	[3:0]			4 : 0.5 5 : 0.63
	UXID	MIX_RATIO_12	[7:4]			<b>6</b> : 0.75 <b>7</b> : 0.88
		MIX_RATIO_13	[3:0]			8 : 1.0 9 : 1.25 10 : 1.5 11 : 1.75
	0x1C	MIX_RATIO_14	[7:4]			12 : 2.0 13 : 2.25
	0:45	MIX_RATIO_15	[3:0]			<b>14</b> : 2.5 <b>15</b> : 2.75
	0x1D	MIX_RATIO_16	[7:4]			

#### Registers to Control Audio Mixing Gain

ADDI	RESS	REGISTER NAME	BITS	VAL	UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
	0x1E	MIX_RATIO_M1	[3:0]			MIX_RATIO_Mx/ MIX_RATIO_Px
	UXIE	MIX_RATIO_M2	[7:4]			: Set the mixing gain for MICIN1~4 / PBIN1~4. ( x = channel 1~4 )
	0::45	MIX_RATIO_M3	[3:0]			<b>0</b> : mute
	0x1F	MIX_RATIO_M4	[7:4]			2 : 0.31 3 : 0.38 4 : 0.5 5 : 0.63
1		MIX_RATIO_P1	[3:0]	0x88	0x88	<b>6</b> : 0.75 <b>7</b> : 0.88
	0x20	MIX_RATIO_P2	[7:4]			8 : 1.0 9 : 1.25
		MIX_RATIO_P3	[3:0]			10 : 1.5     11 : 1.75       12 : 2.0     13 : 2.25
	0x21	MIX_RATIO_P4	[7:4]			<b>14</b> : 2.5 <b>15</b> : 2.75

## Registers to Control Audio Output Gain

ADD	RESS	REGISTER NAME	BITS	VAL	UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
						AOGAIN : The gain of analog audio output
						<b>0000</b> : mute <b>0001</b> : 0.125
						<b>0010</b> : 0.25 <b>0011</b> : 0.375
						<b>0100</b> : 0.5 <b>0101</b> : 0.625
1	0x22	AOGAIN	[7:0]	0x0A	0x0A	0110 : 0.75
						<b>1000</b> : 1.0 <b>1001</b> : 1.125
						<b>1010</b> : 1.25 <b>1011</b> : 1.375
						<b>1100</b> : 1.5 <b>1101</b> : 1.625
						1110 : 1.75
						10000 ~ 11111111 : step by about 0.125

#### \* Registers to Control Audio Mixing Output Mode

ADD	RESS	REGISTER NAME	BITS	VAL	UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
		MIX_DERATIO	[5]			MIX_DERATIO:  : Selection of the mixing gain mode:  0: Apply the mixing gain for MIX_RATIO_01-P4 (BANK1,0x16~0x21) separately  1: Apply all mixing gain as the same gain (x1).
1	0x23	MIX_OUTSEL	[4:0]	0x19	0x19	MIX_OUTSEL : Select the audio output for analog mixing out.  00 : Channel 1

# Registers to Control Analog and Digital Mixing output

	ADD	RESS	REGISTER NAME	BITS	VALUE		DESCRIPTION
	Bank	Addr	REGISTER NAIME	ыіз	30P	25P	DESCRIPTION
							L_CH_OUTSEL / R_CH_OUTSEL : Select Left/Right channel of the audio output for ADATA_SP pin
		0x24	L_CH_OUTSEL		0x19	0x19	
-							00 : Channel 1 0E : Channel 15
							01 : Channel 2
N							02 : Channel 3 10 : playback audio
							03 : Channel 4 11 : second playback audio
	1			[4:0]			04 : Channel 5 (first stage playback audio)
							05 : Channel 6 (middle stage playback audio)
							06 : Channel 7 12 : third playback audio
							07 : Channel 8 13 : fourth playback audio
N							08 : Channel 9 (middle stage playback audio)  09 : Channel 10 (middle stage playback audio)
		0x25	R CH OUTSEL		0x19	0x19	09 : Channel 10 (middle stage playback audio)  0A : Channel 11 14 : Mic input 1
							OB : Channel 12 15 : Mic input 2
							OC : Channel 13 18 : Mixed audio
							0D : Channel 14 Others : No audio output
							others . No additional

#### Registers to Control Audio Detection

ADD	RESS	REGISTER NAME	BITS	VAI	LUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыіз	30P	25P	DESCRIPTION
	0x26	MIX_MUTE_01  MIX_MUTE_02  MIX_MUTE_03  MIX_MUTE_04  MIX_MUTE_05  MIX_MUTE_06  MIX_MUTE_07  MIX_MUTE_08	[0] [1] [2] [3] [4] [5] [6]			
1	0x27	MIX_MUTE_09  MIX_MUTE_10  MIX_MUTE_11  MIX_MUTE_12  MIX_MUTE_13  MIX_MUTE_14  MIX_MUTE_15  MIX_MUTE_16	[0] [1] [2] [3] [4] [5] [6]	0x00	0x00	MIX_MUTE_x : During mixing, selected channels are muted ( x = channel value )  0 : mixing data output 1 : mute for selected channel
	0x28	MIX_MUTE_P1  MIX_MUTE_P2  MIX_MUTE_P3  MIX_MUTE_P4  MIX_MUTE_M1  MIX_MUTE_M2  MIX_MUTE_M3  MIX_MUTE_M4	[0] [1] [2] [3] [4] [5] [6]			

## \* Registers to Control Audio Detection

	ADDI	RESS	DECICTED NAME	DITO	VAL	LUE	DESCRIPTION
1	Bank	Addr	REGISTER NAME	BITS	30P	25P	DESCRIPTION
			ADET_MODE	[3]			ADET_MODE : Select the method to decide the existence of audio signals.  0 : Absolute amplitude detection mode  1 : Differential amplitude detection mode
	1	0x29	ADET_FILT	[2:0]	0x88	0x88	ADET_FILT  : Set the time to decide the existence of audio signals.  0 : 16sec

#### Registers to Control Audio Detection

ADD	RESS	REGISTER NAME	BITS	VAI	LUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыз	30P	25P	DESCRIPTION
		ADET_01	[0]			
		ADET_02	[1]			ADET_0x / ADET_Mx : Enable bit audio signal existence checking function for AIN1-8 and MICIN1.
	0x2A	ADET_03	[2]			(x = channel 1~8)
		ADET_04	[3]	0xFF	0xFF	
1	UNEA	ADET_05	[4]			
		ADET_06	[5]			
		ADET_07	[6]			0 : Don't use this function 1 : Use this function
		ADET_08	[7]			
	0x2B	ADET_M1	[6]	0x40	0x40	

### Registers to Control Audio Detection

ADD	RESS	REGISTER NAME	BITS	VAL	UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
	0x2C	ADET_TH_01	[3:0]			
	UXZO	ADET_TH_02	[7:4]			
	0x2D	ADET_TH_03	[3:0]		0xAA	
		ADET_TH_04	[7:4]	0xAA		ADET_TH_0x : Set the thesshold value for audio signal existence of AIN1-8 and MICIN1
1	0x2E	ADET_TH_05	[3:0]			
	UXZL	ADET_TH_06	[7:4]			
	0x2F	ADET_TH_07	[3:0]			
	UAZI	ADET_TH_08	[7:4]			
	0x30	ADET_TH_M1	[3:0]	0x0A	0x0A	

### Registers to Control Audio Software Reset

I	ADDI	RESS	REGISTER NAME	BITS	VALUE		DESCRIPTION
	Bank	Addr	REGISTER NAME		30P	25P	DESCRIPTION
	1	0x38	AUD_SW_RST	[4]	0x08	0x08	AUD_SW_RST : Software Reset
							0 : Normal Operation 1 : Reset

### Registers to Control Audio Interface

ADD	RESS	REGISTER NAME	BITS	VAL	_UE	DESCRIPTION
Bank	Addr	REGISTER NAME		30P	25P	DESCRIPTION
4	0×20	RM_DELAY	[7]	004	0x01	RM_DELAY : Internal Record-Sync signal to 1-clock delay  0 : default
•	0x39	OXOI	PB_DELAY : Internal Play-Back-Sync signal to 1-clock delay  0 : default			

# **CLK Registers**

# \* Registers to Control Clock

ADD	RESS	DEGIGTED MANE	DITO	VAL	.UE	DECORPORA
Bank	Addr	REGISTER NAME	BITS	NTSC	PAL	DESCRIPTION
	0x88 ~ 0x8B	VADC_CLKx_SEL	[3:0]	S =6 72 =8 108 = 0	~7 0P ~B 80P	: Video ADC Clock Selection ( x = channel number )  0: PLL divided by 4 with phase#1 (74.25Mhz)  1: PLL divided by 4 with phase#2 (74.25Mhz)  2: PLL divided by 4 with phase#3 (74.25Mhz)  3: PLL divided by 4 with phase#4 (74.25Mhz)  4: PLL divided by 2 with phase#1 (148.5Mhz)  5: PLL divided by 2 with phase#2 (148.5Mhz)  6: XTALI input directly with positive phase (27Mhz)  7: XTALI input directly with negative phase (27Mhz)  8: PLL divided by 8 with phase#1 (37.125Mhz)  9: PLL divided by 8 with phase#2 (37.125Mhz)  A: PLL divided by 8 with phase#3 (37.125Mhz)  B: PLL divided by 8 with phase#4 (37.125Mhz)
1	0x8C ~ 0x8F	DEC_PRECLK_CHx	[3:0]	S =66 72! =A 108 = 0	~7 0P ~D 80P	: Decoder's Pre-Side Clock Selection  0: PLL divided by 4 with phase#1 (74.25Mhz)  1: PLL divided by 4 with phase#2 (74.25Mhz)  2: PLL divided by 4 with phase#3 (74.25Mhz)  3: PLL divided by 4 with phase#4 (74.25Mhz)  4: PLL divided by 2 with phase#4 (74.25Mhz)  5: PLL divided by 2 with phase#1 (148.5Mhz)  6: XTALI input directly with positive phase (27Mhz)  7: XTALI input directly with negative phase (27Mhz)  8: XTALI output directly with positive phase(297Mhz)  9: XTALI output directly with negative phase(297Mhz)  A: PLL divided by 8 with phase#1 (37.125Mhz)  B: PLL divided by 8 with phase#2 (37.125Mhz)  C: PLL divided by 8 with phase#3 (37.125Mhz)  D: PLL divided by 8 with phase#4 (37.125Mhz)
	0x8C ~ 0x8F	DEC_POSTCLK_CHx	[7:4]	S =66 724 =0 108 = 4	~7 0P ~3 80P	: Decoder's Post-Side Clock Selection  0 : PLL divided by 4 with phase#1 (74.25Mhz)  1 : PLL divided by 4 with phase#2 (74.25Mhz)  2 : PLL divided by 4 with phase#3 (74.25Mhz)  3 : PLL divided by 4 with phase#4 (74.25Mhz)  4 : PLL divided by 2 with phase#4 (148.5Mhz)  5 : PLL divided by 2 with phase#2 (148.5Mhz)  6 : XTALI input directly with positive phase (27Mhz)  7 : XTALI input directly with negative phase (27Mhz)  8 : XTALI output directly with positive phase(297Mhz)  9 : XTALI output directly with negative phase(297Mhz)  A : PLL divided by 8 with phase#1 (37.125Mhz)  B : PLL divided by 8 with phase#3 (37.125Mhz)  C : PLL divided by 8 with phase#4 (37.125Mhz)  D : PLL divided by 8 with phase#4 (37.125Mhz)

### \* Registers to Control AUD CLK

ADD	RESS	DECISTED NAME	BITS	VAI	LUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
		AADC_CLK_INV	[7]			AADC_CLK_INV : Audio ADC Clock Phase Selection  0 : positive phase
1	0x94	AUD_CLK_SEL	[5:4]	0x20	0x20	AUD_CLK_SEL : AUDIO Clock Phase Selection  2 : Input Source(27Mhz) clock with phase1 3 : Input Source(27Mhz) clock with phase2. 4 : 74.25MHz clock with phase1. 5 : 74.25MHz clock with phase2. 6 : 74.25MHz clock with phase1. 7 : 74.25MHz clock with phase2. Others: Don't Use
		ADAC_CLK_INV	[3]			ADAC_CLK_INV : Audio DAC Clock Phase Selection  0 : positive phase
		ADAC_CLK_SEL	[1:0]			ADC_CLK_SEL : Audio DAC Clock Selection  0 : PLL divided by 2 with phase#1  1~3 : Don't Use

# \* Registers to Control Each Channel Reset

ADD	RESS	REGISTER NAME	BITS	VALUE		DESCRIPTION
Bank	Addr	REGISTER NAME		30P	25P	DESCRIPTION
		DEC_RST_4	[3]	- 0xF	0x0F	DEC_RST_x
1	0x97	DEC_RST_3	[2]			: Each Decoder Reset (x = channel number)
•	0.37	DEC_RST_2	[1]			0 : Decoder Reset 1 : Decoder On
		DEC_RST_1	[0]			

### \* Registers to Control CLK Power Down

	ADDI	RESS	REGISTER NAME BITS		VAL	.UE	DESCRIPTION
1	Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
_			PD_DEC_4	[3]			PD_DEC_x
		0x98	PD_DEC_3	[2]	0x00	0x00	: Each Decoder Clock Power Down (x = channel number)
		0,30	PD_DEC_2	[1]	UXUU	0.00	0 : Decoder Clock Power On
			PD_DEC_1	[0]			1 : Decoder Clock Power Off
	1	0x9A	AUD_RST	[4]	0x0	0x0	AUD_RST : Audio Reset 0 : Audio On 1 : Audio Reset
		PD_AUD	[0]	0x00	0x00	PD_AUD : Audio Clock Power Down	

# **VIDEO Control Registers**

# Registers for Control MPP

ADDI	RESS			.UE	DESCRIPTION	
Bank	Addr	REGISTER NAME	ыіз	30P	25P	DESCRIPTION
	0xB0	MPP_GPIO	[7:0]	0x00	0x00	MPP_GPIO : Global Purpose Output Setting Register (output only) Ex) control Coaxial mux control pins
		MPP4_MSB	[7]			MPPx_MSB
	0xB1	MPP3_MSB	[2]	0x00	0x00	: Control output data of MPPx pin (x = MPP pin number)
1	UXBI	MPP2_MSB	[1]	UXUU		0 : 1 item output for MPP signal
		MPP1_MSB	[0]			1 : 2-5 item OR output for MPP signal
	0xB2	IRQ_MSB	[0]	0	0	IRQ_MSB : Control output data of IRQ pin  0 : 1 item output for MPP signal  1 : 2~5 item OR output for MPP signal

# Registers to Control MPP

ADD	RESS	REGISTER NAME	BITS	VALUE		DESCRIPTION
Bank	Addr	REGISTER NAME	ыз	30P	25P	DESCRIPTION
	0xB4	MPP_CLK1_SEL				
	0xB5	0xB5 MPP_CLK2_SEL [7:4]			MPP_CLKx_SEL	
	0xB6	MPP_CLK3_SEL				: The Same as VCLKx Condition (x = MPP Pin number)
1	0xBB	MPP_CLK4_SEL		0x40	0x40	
	0xB4	MPP_CLK1_DLY_SEL				
	0xB5	MPP_CLK2_DLY_SEL	[3:0]			MPP_CLKx_DLY_SEL
	0xB6	MPP_CLK3_DLY_SEL				: The Same as VCLKx Condition (x = MPP Pin number)
	0xBB	MPP_CLK4_DLY_SEL				

### \* Registers to Control MPP (include Coaxial)

	RESS	registers to control			UE	
Bank	Addr	REGISTER NAME	BITS	30P	25P	DESCRIPTION
	0xBC	MPP_SEL1	[3:0]			<pre>MPP_SELx : Select MPPx pin output signals selection (x = MPP Pin number)</pre>
1		MPP_SEL2	[7:4]	_ 0x00	0x00	signal_sel_A  0 : 0 (Zero)  1 : MPP_GPIO_0  2 : MPP_GPIO_1  3 : MPP_GPIO_2  4 : MPP_GPIO_3  5 : interrupt request by the No video detection  6 : interrupt request by the Mute detection  7 : interrupt request by the Motion detection  8 : interrupt request by the Black detection  9 : interrupt request by the White detection  A : Coaxial Protocol Command of ch total  Default: 0 (Zero)
	0xBD	MPP_SEL3	[3:0]			When MPPx_MSB(BANK1,0xB1) = 1, 0 : 1 (One) 1 : Novid   Motion interrupt request 2 : Novid   Black interrupt request 3 : Novid   White interrupt request 4 : Black   White interrupt request 5 : Black   Motion interrupt request 6 : White   Motion interrupt request 7 : Novid   Motion   Black interrupt request 8 : Novid   Motion   White interrupt request 9 : Novid   Motion   Black   White interrupt request A : Novid   Motion   Black   White   mute interrupt request B : Novid   Motion   Mute interrupt request C : Black   White   Motion interrupt request D : Novid   Mute interrupt request
	0xBF	MPP_SEL4	[7:4]			Default : 1 (One)

# \* Registers to Select Video Output

ADD	RESS	REGISTER NAME	BITS	VAL	.UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
	0xC0	VPORT_1_SEQ1	[3:0]	0x11	0x11	VPORT_x_SEQy
	: Select	: Select the type of output video signal through each video output port (x = VDO output port number, y= channel count for 1-port)				
	0xC1	VPORT_1_SEQ3	[3:0]	0x11	0x11	Nomal Display of Channel 1     Nomal Display of Channel 2
1		VPORT_1_SEQ4	[7:4]			1 : Nomal Display of Channel 2 2 : Nomal Display of Channel 3
•	0xC2	VPORT_2_SEQ1	[3:0]	0x00	0x00	3 : Nomal Display of Channel 4 8 : H_CIF Display of Channel 1
		VPORT_2_SEQ2	[7:4]		o.co	9 : H_CIF Display of Channel 2  A : H_CIF Display of Channel 3
	0xC3	VPORT_2_SEQ3	[3:0]	0x00	0x00	B: H_CIF Display of Channel 4
	VPORT_2_SEQ4 [7:4]		Etc.: Don't use			

# \* Registers to Select Video Output

ADD	RESS	REGISTER NAME	BITS	VAL	.UE	DECORIDETION
Bank	Addr	REGISTER NAME	BIIS	30P	25P	DESCRIPTION
1	0xC9	CH_OUT_SEL_1 ( Port 1 CH_OUT_SEL:  1xC9[7:4] =1xC9[3:0] Port1 must same set )  CH_OUT_SEL_2	[7:4] [3:0]	0x00	0x00	CH_OUT_SEL_x : Select the output form of the data generated in case that the system is not set at No Video. (x = VDO output port number)  When MODE_ENABLE (BANK0,0x81~0x83) = 0x02~0x05 2 : 148.5MHz AFHD and AHD 60/50P data of ch 1 3 : 148.5MHz time-mixed CIF AFHD and AHD 60/50P data of ch 1,2 Etc.: Don't use  When MODE_ENABLE (BANK0,0x81~0x83) ≠ 0x00, 0x02~0x05 0 : 74.25MHz AHD data of ch 1 1 : 74.25MHz time-mixed CIF AHD data of ch 1,2 2 : 148.5MHz time-mixed AHD data of ch 1,2 3 : 148.5MHz time-mixed CIF AHD data of ch 1,2 4 : 148.5MHz time-mixed CIF AHD data of ch 1,2 3 : 148.5MHz time-mixed CIF AHD data of ch 1,2 3 : 148.5MHz time-mixed CIF D1 data of ch 1,2,3,4 Etc.: Don't use  When MODE_ENABLE (BANK0,0x81~0x83) = 0x00, 0 : 27/37.125MHz D1 data of ch 1 (SD 720H/960H_MODE) 1 : 27/37.125MHz time-mixed CIF D1 data of ch 1,2 (SD 720H/960H_MODE) 2 : 54/74.25MHz time-mixed CIF D1 data of ch 1,2,3,4 (SD 720H/960H_MODE) 8 : 108/148.5MHz time-mixed D1 data of ch 1,2,3,4 (Only SD 720H/960H_MODE)
						Etc.: Don't use

### Registers to Control Video Output Port Enable

ADD	RESS	REGISTER NAME	BITS	VAI	LUE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыз	30P	25P	DESCRIPTION
		VCLK_1_EN	[7]	0xA	0xA	VCLK_x_EN : Video Output Port_x CLK Enable (x = VDO output port number)
1	0xCA	VCLK_2_EN	[5]			0 : Disable 1 : Enable
•	o.c.r	VDO_1_EN	[3:2]	0xE	0xE	VDO_x_EN : Video Output Port_x VDO Enable (x = VDO output port number)
		VDO_2_EN	[1]	V	V	0 : Disable 1 : Enable

### Registers to Select Video Output Clock

ADD	RESS	togiotoro to concer t		VALUE		
Bank	Addr	REGISTER NAME	BITS	30P 25P		DESCRIPTION
Dank	Addr			SUP	238	
	0xCD	VCLK_2_SEL	[7:4]			VCLK_x_SEL : Select clock frequency and phase of each port. (x = Port number)  0 : PLL divided by 4 with phase#1 (74.25Mhz)  1 : PLL divided by 4 with phase#2 (74.25Mhz)  2 : PLL divided by 4 with phase#3 (74.25Mhz)  3 : PLL divided by 4 with phase#4 (74.25Mhz)  4 : PLL divided by 2 with phase#1 (148.5Mhz)
1	0xCF	VCLK_1_SEL	[/14]	0x46	0x46	5 : PLL divided by 2 with phase#2 (148.5Mhz) 6 : XTALI output directly with positive phase(297Mhz) 7 : XTALI output directly with negative phase(297Mhz) 8 : PLL divided by 8 with phase#1 (37.125Mhz) 9 : PLL divided by 8 with phase#2 (37.125Mhz) A : PLL divided by 8 with phase#3 (37.125Mhz) B : PLL divided by 8 with phase#4 (37.125Mhz)
	0xCD	VCLK_2_DLY_SEL	[3:0]			VCLK_x_DLY_SEL  : Delay the output clock in the unit of ≒ 1ns. Can be delayed up to ≒ 15ns. (x = Port number)  0000 : ≒ 1ns.
	0xCF	VCLK_1_DLY_SEL				0100 : ≒ 4ns. 1000 : ≒ 7ns. 1111 : ≒ 15ns.

### **Registers to Control Data**

ADD	RESS	REGISTER NAME	BITS	VALUE		DESCRIPTION
Bank	Addr	REGISTER NAME		30P	25P	DESCRIF HON
1	0xD2	VDO_INV_2	[3]	0	0	VDO_INV_x : It sorts output video data inversely. (0:[7:0], 1:[0:7])
'	UXDZ	VDO_INV_1	[2]		,	VDO_INV_1 : VDO_1 Port output order control VDO_INV_2 : VDO_2 Port output order control

### **❖** Registers to Control MPP

ADDI	ADDRESS REGISTER NAME		BITS	VAL		DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
		MPP1_CLK	[0]			MPPx_CLK
	0xD4	MPP2_CLK	[1]	000	0x00	: MPPx Clock Enable (x = MPP pin number)
1	<b>.</b>	MPP3_CLK	[2]	0x00	UXUU	0 : MPP Signal out from MPPx_pin.
		MPP4_CLK [7]			1 : Selected Clock among BANK1, 0xB4-BB Out from MPPx_pin	



# **MOTION Registers**

ADD	RESS	DEGISTED NAME	DITO	VAI	UE	PERCENTION
Bank	Addr	REGISTER NAME	BITS	30P	25P	DESCRIPTION
	0x00	MOTION_OFF_1				
	0x02	MOTION_OFF_2	[4]			MOTION_OFF_x : Motion Detection On/Off Selection ( x = channel number )
	0x04	MOTION_OFF_3	173			Motion detection on     Motion detection off
	0x06	MOTION_OFF_4		0x33	0x33	
	0x00	MOTION_PIC_1				MOTION_PIC_x : Indicates the type of processing made on the area where motion is
	0x02	MOTION_PIC_2	[1:0]			generated. (x = channel number)
	0x04					No processing made on the area where motion is generated.     EVEN_FLD (Luma – 32)
2	0x06	MOTION_PIC_4				2 : EVEN_FLD (Luma – 48) 3 : ALL FLD (Luma – 48)
2	0x01	MOD_TSEN_1		77:01 0x60	0x60	MOD_TSEN_x : Motion Temporal Sensitivity. (x = channel number)
	0x03	MOD_TSEN_2	[7:0]			The value ( the sum of the motion block ) bases on which it is determined
	0x05	MOD_TSEN_3				whether motion is generated or not
	0x07	MOD_TSEN_4				( 0 -> 255 The greater the number, the less sensitive it gets)
		MOD_PSEN_1	[1:0]			MOD_PSEN_x : Motion Pixed Sensitivity. Register that determines how much data input in
	0x10	MOD_PSEN_2	[3:2]	0x00	0x00	the Motion block is used to search for motion (x = channel number)
	0.10	MOD_PSEN_3	[5:4]		0,00	0 : bypass 1 : 1/2
		MOD_PSEN_4	[7:6]			2 : 1/4 3 : 1/8

ADDI	RESS	REGISTER NAME	BITS	VAI	UE	DESCRIPTION
Bank	Addr		DITO	30P	25P	DEGONIFIION
		CHx_MOD_01	[7]			
		CHx_MOD_02	[6]			
	0x20	CHx_MOD_03	[5]			
	0x38	CHx_MOD_04	[4]	0xFF	0xFF	
	0x50 0x68	CHx_MOD_05	[3]			
	UXOO	CHx_MOD_06	[2]			
		CHx_MOD_07	[1]			
		CHx_MOD_08	[0]			
		CHx_MOD_09	[7]			
		CHx_MOD_10	[6]			
	0x21	CHx_MOD_11	[5]			
	0x39	CHx_MOD_12	[4]	0xFF	0xFF	
	0x51	CHx_MOD_13	[3]			
	0x69	CHx_MOD_14	[2]			
		CHx_MOD_15	[1]			
		CHx_MOD_16	[0]			
		CHx_MOD_17	[7]			
		CHx_MOD_18	[6]		0xFF	
	0x22	CHx_MOD_19	[5]			
	0x3A	CHx_MOD_20	[4]	0xFF		
	0x52 0x6A	CHx_MOD_21	[3]			
	UXOA	CHx_MOD_22	[2]			CHx_MOD_01 ~ CHx_MOD_192  : Block enable to detect motion  The entire screen is divided into 192 sections to each of while enable is allocated. (x = channel number)
		CHx_MOD_23	[1]			
2		CHx_MOD_24	[0]			
		CHx_MOD_25	[7]		0 : Motion Block Disable	
	000	CHx_MOD_26	[6]			
	0x23 0x3B	CHx_MOD_27	[5]			1 : Motion Block Enable
	0x53	CHx_MOD_28	[4]	0xFF	0xFF	
	0x6B	CHx_MOD_29	[3]			
		CHx_MOD_30	[2]			
		CHx_MOD_31	[1]			
		CHx_MOD_32	[0]			
		CHx_MOD_33	[7]			
		CHx_MOD_34	[6]			
	0x24	CHx_MOD_35	[5]			
	0x3C	CHx_MOD_36	[4]	0xFF	0xFF	
	0x54 0x6C	CHx_MOD_37	[3]			
	0,00	CHx_MOD_38	[2]			
		CHx_MOD_39	[1]			
		CHx_MOD_40	[0]	ļ		
		CHx_MOD_41	[7]			
		CHx_MOD_42	[6]			
	0x25	CHx_MOD_43	[5]			
	0x3D	CHx_MOD_44	[4]	0xFF	0xFF	
	0x55 0x6D	CHx_MOD_45	[3]			
	OXOD	CHx_MOD_46	[2]			
		CHx_MOD_47	[1]			
		CHx_MOD_48	[0]		<u></u>	

ADDI	RESS	REGISTER NAME	BITS	VAI	UE	DESCRIPTION
Bank	Addr		ыго	30P	25P	DESCRIPTION
		CHx_MOD_49	[7]			
		CHx_MOD_50	[6]			
	0x26	CHx_MOD_51	[5]			
	0x3E	CHx_MOD_52	[4]	0xFF	0xFF	
	0x56	CHx_MOD_53	[3]			
	0x6E	CHx_MOD_54	[2]			
		CHx_MOD_55	[1]			
		CHx_MOD_56	[0]			
		CHx_MOD_57	[7]			
		CHx_MOD_58	[6]			
	0x27	CHx_MOD_59	[5]			
	0x3F	CHx_MOD_60	[4]	0xFF	0xFF	
	0x57	CHx_MOD_61	[3]	UXFF	UXFF	
	0x6F	CHx_MOD_62	[2]			
		CHx_MOD_63	[1]	1		
		CHx_MOD_64	[0]			
		CHx_MOD_65	[7]			
		CHx_MOD_66	[6]			
	0x28	CHx_MOD_67	[5]			
	0x40	CHx_MOD_68	[4]			
	0x58	CHx_MOD_69	[3]	0xFF 0	0xFF	
	0x70	CHx_MOD_70	[2]			CHx_MOD_01 ~ CHx_MOD_192  : Block enable to detect motion The entire screen is divided into 192 sections to each of while enable is
		CHx_MOD_71	[1]			
		CHx_MOD_72	[0]			
2		CHx_MOD_73	[7]			allocated. (x = channel number)
		CHx_MOD_74	[6]			0 : Motion Block Disable 1 : Motion Block Enable
	0x29	CHx_MOD_75	[5]			
	0x29 0x41	CHx_MOD_76	[4]			
	0x59	CHx_MOD_77	[3]	0xFF	0xFF	
	0x71	CHx_MOD_78	[2]			
		CHx_MOD_79	[1]			
		CHx_MOD_80	[0]			
		CHx_MOD_81	[7]	<u> </u>		
		CHx_MOD_81	[6]			
	0x2A	CHx_MOD_83	[5]			
	0x2A 0x42	CHX_MOD_84	[4]			
	0x5A	CHX_MOD_85	[3]	0xFF	0xFF	
	0x72	CHX_MOD_86				
		CHX_MOD_87	[2] [1]			
		CHX_MOD_88	[0]			
				1		
		CHx_MOD_89	[7]			
		CHx_MOD_90	[6]			
	0x2B 0x43	CHx_MOD_91	[5]			
	0x43 0x5B	CHx_MOD_92	[4]	0xFF	0xFF	
	0x73	CHx_MOD_93	[3]			
		CHx_MOD_94	[2]			
		CHx_MOD_95	[1]			
		CHx_MOD_96	[0]			

ADDI	RESS	REGISTER NAME	BITS	VAI	_UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыіз	30P	25P	DESCRIPTION
		CHx_MOD_97	[7]			
		CHx_MOD_98	[6]			
	0x2C	CHx_MOD_99	[5]			
	0x44	CHx_MOD_100	[4]	0xFF	0xFF	
	0x5C 0x74	CHx_MOD_101	[3]			
	UX/4	CHx_MOD_102	[2]			
		CHx_MOD_103	[1]			
		CHx_MOD_104	[0]			
		CHx_MOD_105	[7]			
		CHx_MOD_106	[6]			
	0x2D	CHx_MOD_107	[5]			
	0x45	CHx_MOD_108	[4]	0xFF	0xFF	
	0x5D 0x75	CHx_MOD_109	[3]			
	0.75	CHx_MOD_110	[2]			
		CHx_MOD_111	[1]			
		CHx_MOD_112	[0]			
		CHx_MOD_113	[7]			
		CHx_MOD_114	[6]		0xFF	
	0x2E	CHx_MOD_115	[5]			
	0x46	CHx_MOD_116	[4]	0xFF		
	0x5E 0x76	CHx_MOD_117	[3]			
	0.770	CHx_MOD_118	[2]			CHx_MOD_01 ~ CHx_MOD_192 : Block enable to detect motion
		CHx_MOD_119	[1]			The entire screen is divided into 192 sections to each of while enable is
2		CHx_MOD_120	[0]			allocated. (x = channel number)
		CHx_MOD_121	[7]	l		
		CHx_MOD_122	[6]			0 : Motion Block Disable
	0x2F	CHx_MOD_123	[5]			1 : Motion Block Enable
	0x47	CHx_MOD_124	[4]	0xFF	0xFF	
	0x5F 0x77	CHx_MOD_125	[3]			
	OXI I	CHx_MOD_126	[2]			
		CHx_MOD_127	[1]			
		CHx_MOD_128	[0]	<u> </u>	1	
		CHx_MOD_129	[7]			
		CHx_MOD_130	[6]			
	0x30	CHx_MOD_131	[5]			
	0x48 0x60	CHx_MOD_132	[4]	0xFF	0xFF	
	0x60 0x78	CHx_MOD_133	[3]			
		CHx_MOD_134	[2]			
		CHx_MOD_135	[1]			
		CHx_MOD_136	[0]	ļ		
		CHx_MOD_137	[7]			
		CHx_MOD_138	[6]			
	0x31	CHx_MOD_139	[5]			
	0x49 0x61	CHx_MOD_140	[4]	0xFF	0xFF	
	0x79	CHx_MOD_141	[3]			
		CHx_MOD_142	[2]			
		CHx_MOD_143	[1]			
		CHx_MOD_144	[0]			

ADDI	RESS	DECISTED NAME	DITC	VAI	LUE	DESCRIPTION
Bank	Addr	REGISTER NAME	BITS	30P	25P	DESCRIPTION
		CHx_MOD_145	[7]			
		CHx_MOD_146	[6]			
	0x32	CHx_MOD_147	[5]			-F
	0x4A	CHx_MOD_148	[4]	0xFF	0xFF	
	0x62	CHx_MOD_149	[3]			
	0x7A CHx_MOD_150 [2]					
		CHx_MOD_151	[1]			
		CHx_MOD_152	[0]			
		CHx_MOD_153	[7]			
		CHx_MOD_154	[6]			
	0x33	CHx_MOD_155	[5]			
	0x4B	CHx_MOD_156	[4]	0xFF	0xFF	
	0x63	CHx_MOD_157	[3]		V	
	0x7B	CHx_MOD_158	[2]			
		CHx_MOD_159	[1]			
		CHx_MOD_160	[0]			
		CHx_MOD_161	[7]			
		CHx_MOD_162	[6]			
	0x34	CHx_MOD_163	[5]			
	0x4C 0x64	CHx_MOD_164	[4]	0xFF	0xFF	
	0x7C	CHx_MOD_165	[3]			
		CHx_MOD_166	[2]			CHx_MOD_01 ~ CHx_MOD_192  : Block enable to detect motion  The optics excess is divided into 102 coefficies to each of while enable is
		CHx_MOD_167	[1]			
2		CHx_MOD_168	[0]			The entire screen is divided into 192 sections to each of while enable is allocated. (x = channel number)
2		CHx_MOD_169	[7]			anodada. (X= Graino raino)
		CHx_MOD_170	[6]			0 : Motion Block Disable
	0x35	CHx_MOD_171	[5]			1 : Motion Block Enable
	0x4D	CHx_MOD_172	[4]	0xFF	0xFF	
	0x65	CHx_MOD_173	[3]			
	0x7D	CHx_MOD_174	[2]			
		CHx_MOD_175	[1]			
		CHx_MOD_176	[0]			
		CHx_MOD_177	[7]			
		CHx_MOD_178	[6]			
	0x36	CHx_MOD_179	[5]			
	0x4E	CHx_MOD_180	[4]	0xFF	0xFF	
	0x66	CHx_MOD_181	[3]			
	0x7E	CHx_MOD_182	[2]			
		CHx_MOD_183	[1]			
		CHx_MOD_184	[0]			
		CHx_MOD_185	[7]			
		CHx_MOD_186	[6]			
	0x37	CHx_MOD_187	[5]			
	0x4F	CHx_MOD_188	[4]	0xFF	0xFF	
	0x67	CHx_MOD_189	[3]			
	0x7F	CHx_MOD_190	[2]			
		CHx_MOD_191	[1]			
		CHx_MOD_192	[0]			

# **COAXIAL Registers**

CH1 Coaxial Register : Bank3 0x00~0x7F CH2 Coaxial Register : Bank3 0x80~0xFF CH3 Coaxial Register : Bank4 0x00~0x7F CH4 Coaxial Register : Bank4 0x80~0xFF

#### \* Registers to Control Baud Rate

ADD	RESS	REGISTER NAME	BITS	VALUE		DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
3~4	0x00 / 0x80	CHx_BAUD	[7:0]	0x0E	0x0E	CHx_BAUD (x = Channel Number) : Samsung and A-CP TX Baud Rate
3~4	0x02 / 0x82	CHx_PELCO_BAUD	[7:0]	0x0D	0x0D	CHx_PELCO_BAUD (x = Channel Number) : PELCO TX Baud Rate
		Coaxial protocol 1H Line				CVBS Band Enk

### \* Registers to Control Start Point of VBI(Vertical Blank Interval)

ADD	RESS	REGISTER NAME	BITS	VAL	_UE	DESCRIPTION			
Bank	Addr	REGISTER NAME	0110	30P	25P	DESCRIPTION			
	0x03 / 0x83	CHx_BL_TXST[7:0]	[7:0]	0x0E	0x0E	CHx_BL_TXST (x = Channel Number)			
	0x04 / 0x84	CHx_BL_TXST[11:8]	[3:0]	0x00	0x00	: Samsung and A-CP Protocol TX start Line in VBI			
3~4	0x05 / 0x85	CHx_ACT_LEN	[3:0]	0x00	0x00	CHx_ACT_LEN (x = Channel Number) : A-CP Line number			
	0x07 / 0x87	CHx_PELCO_TXST [7:0]	[7:0]	0x0E	0x0E	CHx_PELCO_TXST_01 (x = Channel Number)			
	0x08 / CHx_PELCO_TXST [11:8] [3:0] 0x00 0x00 : PELCO	: PELCO Protocol TX Start Line in VBI							
	Coaxia	I protocol Active Start Point of VBI(Verti	cal Blan	k Interval)	)	Line 11 Line 12 Line 13 Line 14 Line 15 Line 16 Line 17			

# \* Registers to Control Coaxial Protocol

ADD	RESS	REGISTER NAME	BITS	VAL	UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыіз	30P	25P	DESCRIPTION
		CHx_COAX_SW_RST	[5]			CHx_COAX_SW_RST (x = Channel Number) : Coaxial Software Reset
	0x09 / 0x89	CHx_CNT_MODE	[3]	0x08	0x08	CHx_CNT_MODE (x = Channel Number) : A-CP Protocol Enable Signal
		CHx_TX_START	[0]			CHx_TX_START (x = Channel Number) : A-CP Protocol Enable Signal
	0x0A / 0x8A	CHx_TX_BYTE_LENGTH	[4:0]	0x03	0x03	CHx_TX_BYTE_LENGTH (x = Channel Number) : Transmission amount In Samsung and A-CP Protocol
	0x0B / 0x8B	CHx_PELCO_8BIT	[7]			CHx_PELCO_8BIT (x = Channel Number) : Pelco Protocol 8Bit mode Selection  0 : Pelco Protocol Exp mode  1 : Pelco Protocol 8bit mode
3~4		CHx_LINE_8BIT	[5]	0x10	0x10	CHx_LINE_8BIT (x = Channel Number) : A-CP Protocol Origin Mode Selection 0 : Samsung & Pelco Protocol Mode 1 : A-CP Protocol Origin Mode
		CHx_PACKET_MODE	[2:0]			CHx_PACKET_MODE (x = Channel Number) : Coaxial Protocol Type  1 : Samsung Protocol 4 Line Mode  2 : Pelco Protocol Origin Mode  4 : Pelco Protocol Exp mode(Pelco_32bit Mode)
	0x0C / 0x8C	CHx_PELCO_CTEN	[0]	0x00	0x00	CHx_PELCO_CTEN (x = Channel Number) : PELCO Protocol Enable Bit (Active High)
	0x0D / 0x8D	BL_HSP [7:0]	[7:0]	AHD 0x30 AFHD 0x18	AHD 0x30 AFHD 0x18	CHx_BL_HSP (x = Channel Number)
	0x0E / 0x8E	BL_HSP [11:8]	[4:0]	AHD 0x04 AFHD 0x00	AHD 0x04 AFHD 0x00	: Start Point in Coaxial Protocol Active Line
	0x0F / 0x8F	CHx_PELCO_SHOT	[0]	0x00	0x00	CHx_PELCO_SHOT (x = Channel Number) : PELCO Protocol One Operation Enable signal

# \* Registers to Control Coaxial Data

ADD	RESS	REGISTER NAME	BITS	VALUE		DESCRIPTION
Bank	Addr	REGISTER NAME	5	30P	25P	DESCRIPTION
	0x10 / 0x90	CHx_TX_DATA_01	[7:0]	0x00	0x00	
	0x11 / 0x91	CHX_TX_DATA_02	[7:0]	0x10	0x10	CHx_TX_DATA_01 ~ CHx_TX_DATA_04 (x = Channel Number)
	0x12 / 0x92	CHX_TX_DATA_03	[7:0]	0x18	0x18	: 1 <sup>st</sup> field Data in Samsung and A-CP Protocol
	0x13 / 0x93	CHX_TX_DATA_04	[7:0]	0xFF	0xFF	
	0x14 / 0x94	CHX_TX_DATA_05	[7:0]	0xAA	0xAA	
	0x15 / 0x95	CHX_TX_DATA_06	[7:0]	0x3C	0x3C	CHx_TX_DATA_05 ~ CHx_TX_DATA_08 (x = Channel Number)
	0x16 / 0x96	CHX_TX_DATA_07	[7:0]	0xFF	0xFF	: 2 <sup>nd</sup> field Data in Samsung and A-CP Protocol
3~4	0x17 / 0x97	CHX_TX_DATA_08	[7:0]	0xFF	0xFF	
3~4	0x18 / 0x98	CHX_TX_DATA_09	[7:0]	0xAA	0xAA	
	0x19 / 0x99	CHX_TX_DATA_10	[7:0]	0x1B	0x1B	CHx_TX_DATA_09 ~ CHx_TX_DATA_12 (x = Channel Number)
	0x1A / 0x9A	CHX_TX_DATA_11	[7:0]	0x00	0x00	: 3 <sup>rd</sup> field Data in Samsung and A-CP Protocol
	0x1B / 0x9B	CHX_TX_DATA_12	[7:0]	0x00	0x00	
	0x1C / 0x9C	CHX_TX_DATA_13	[7:0]	0xAA	0xAA	
	0x1D / 0x9D	CHX_TX_DATA_14	[7:0]	0x3B	0x3B	CHx_TX_DATA_13 ~ CHx_TX_DATA_16 (x = Channel Number)
	0x1E / 0x9E	CHX_TX_DATA_15	[7:0]	0x00	0x00	: 4 <sup>th</sup> field Data in Samsung and A-CP Protocol
	0x1F / 0x9F	CHX_TX_DATA_16	[7:0]	0x00	0x00	

### \* Registers to Control Coaxial Data

ADD	RESS	REGISTER NAME	BITS	VAL	UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыіз	30P	25P	DESCRIPTION
	0x20 / 0xA0	CHx_PELCO_TXDAT_01	[7:0]	0x00	0x00	CHx_PELCO_TXDAT_01 ~ CHx_PELCO_TXDAT_02 : 18 <sup>th</sup> Line in PELCO Protocol
3~4	0x21 / 0xA1	CHx_PELCO_TXDAT_02	[7:0]	0x00	0x00	(x = Channel Number)
3~4	0x22 / 0xA2	CHx_PELCO_TXDAT_03	[7:0]	0x00	0x00	CHx_PELCO_TXDAT_03 ~ CHx_PELCO_TXDAT_04 : 19 <sup>th</sup> Line in PELCO Protocol
	0x23 / 0xA3	CHx_PELCO_TXDAT_04	[7:0]	0x00	0x00	(x = Channel Number)

### **❖** Registers to Control Coaxial Protocol

ADD	RESS	REGISTER NAME	BITS	VALUE		DESCRIPTION
Bank	Addr	REGISTER NAME	ыз	30P	25P	DESCRIPTION
	0x2C / 0xAC	CHx_VSO_INV	[7:0]	0x00	0x00	CHx_VSO_INV (x = Channel Number) : Vertical Sync Inverter (Active High)
3~4	0x2D / 0xAD	CHx_HSO_INV	[7:0]	0x00	0x00	CHx_HSO_INV (x = Channel Number) : Horizontal Sync Inverter (Active High)
	0x2F / 0xAF	CHx_Even_line_modification	[7:0]	0x00	0x00	Control Protocol Active line on each field

# \* Registers to Control Coaxial Protocol

Ī	ADD	RESS	REGISTER NAME	BITS	VAL	.UE	DESCRIPTION				
Ī	Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION				
		0x3A / 0xBA	CHx_CLEAN	[0]	0x00	0x00	CHx_CLEAN (x = Channel Number) : RX Register is Read Only. So it need clean Condition First, this register set ON. Second, Read I2C Protocol 0x90. And then Clean the Samsung RX Registers.				
			CHx_AUTO	[7]			CHx_AUTO (x = Channel Number) : Control PELCO Protocol Sequence simply Enable AUTO, and then Whenever writes I2C Protocol 0x94,Pelco Protocol is generated Automatically				
	3~4	0x3B / 0xBB	CHx_CMD_LIST	[4:0]	0x00	0x00	CHx_CMD_LIST (x = Channel Number) : PELCO Command List  00 : SET				

### \* Registers to Read Coaxial Status

ADD	RESS	REGISTER NAME	BITS	VAL	_UE	DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIF HON
	0x50 / 0xD0	CHx_PELCO_8_00	[7:0]	Read	Read	
	0x51 / 0xD1	CHx_PELCO_8_01	[7:0]	Read	Read	
	0x52 / 0xD2	CHx_PELCO_8_02	[7:0]	Read	Read	
3~4	0x53 / 0xD3	CHx_PELCO_8_03	[7:0]	Read	Read	CHx_PELCO_8_00 ~ CHx_PELCO_8_07 (x = Channel Number)
3~4	0x54 / 0xD4	CHx_PELCO_8_04	[7:0]	Read	Read	: Coaxial Output 8bit Data Read Register
	0x55 / 0xD5	CHx_PELCO_8_05	[7:0]	Read	Read	
	0x56 / 0xD6	CHx_PELCO_8_06	[7:0]	Read	Read	
	0x57 / 0xD7	CHx_PELCO_8_07	[7:0]	Read	Read	

# Registers to Read Coaxial Status

ADDRESS		REGISTER NAME	BITS	VALUE		DESCRIPTION
Bank	Addr	REGISTER NAME	ыю	30P	25P	DESCRIPTION
3~4	0x5C / 0xDC	CHx_RX_DONE	[0]	Read	Read	CHx_RX_DONE (x = Channel Number) : Coaxial RX Request Done

### Registers to Read Coaxial Status

ADD	RESS	REGISTER NAME	BITS	VALUE		DESCRIPTION	
Bank	Addr	REGISTER NAME	5	30P	25P	DESCRIPTION	
3~4	0x5D / 0xDD	CHx_RX_COAX_DUTY	[7:0]	Read	Read	CHx_RX_COAX_DUTY (x = Channel Number) : Coaxial RX 8bit DUTY Read	

# Registers to Control Coaxial Protocol

ADD	RESS	REGISTER NAME	BITS	VALUE		DESCRIPTION	
Bank	Addr	REGISTER NAME	ыіз	30P	25P	DESCRIPTION	
	0x60 / 0xE0	CHx_ DEVICE_ID	[7:0] 0x84 0x8	0x84	CHx_ DEVICE_ID (x = Channel Number) : Define Device_ID in Protocol's Header		
	0x62 / 0xE2	/ CHx_RX_AREA [7:0] 0x00 0x00	0x00	CHx_RX_AREA (x = Channel Number) : Coaxial RX Area 8-bit			
3~4	0x63 / 0xE3	CHx_DELAY_ON	[4]	0x01	0x01	CHx_DELAY_ON (x = Channel Number) : Delay Input CVBS signal which enable or disable	
		CHx_COMM_ON	[0]			CHx_COMM_ON (x = Channel Number) : Coaxial RX Software Reset	
	0x64 / 0xE4	CHx_DELAY_CNT	[7:0]	0x00	0x00	CHx_DELAY_CNT (x = Channel Number) : How many delay input signal based clock	

#### \* Registers to Control Coaxial Protocol

ADD	RESS	REGISTER NAME	BITS	VAI	.UE	DESCRIPTION	
Bank	Addr	REGISTER NAME	ыз	30P	25P	DESCRIPTION	
	0x65 / 0xE5	CHx_ MSB	[0]	0x01	0x01	CHx_ MSB (x = Channel Number) : Coaxial RX MSB Change Mode	
	0x66 / 0xE6	CHx_A_DUTY_ON	[7]	0x80	0x80	CHx_A_DUTY_ON (x = Channel Number) : Coaxial RX DUTY Mode	
3~4	0x67 / 0xE7	CHx_INT_MODE	[0]	0x01	0x01	CHx_INT_MODE (x = Channel Number) : Coaxial RX Interrupt Mode	
	0x68 / 0xE8	CHx_RX_SZ	[7:4]	0x50	0x50	CHx_RX_SZ (x = Channel Number) : Coaxial RX Line MAX Set	
	0x69 / 0xE9	CH1_M_DUTY	[7:0]	0x00	0x00	CH1_M_DUTY (x = Channel Number) : Coaxial RX DUTY Set	
	0x6A / 0xEA	CH1_RX_START_POSITION	[7:0]	0x00	0x00	CH1_RX_START_POSITION (x = Channel Number) : Coaxial RX Start Point in Line	

### \* Registers to Read Coaxial Status

ADD	RESS			VAL		
Bank	Addr	REGISTER NAME	BITS	30P	25P	DESCRIPTION
	0x6C / 0xEC	CHx_PELCO16_00 [7:0]	[7:0]	Read	Read	CHx_PELCO16_00 (x = Channel Number)
	0x6D / 0xED	CHx_PELCO16_00 [15:8]	[7:0]	Read	Read	: Coaxial Output 16bit Data1 Read Register
	0x6E / 0xEE	CHx_PELCO16_01 [7:0]	[7:0]	Read	Read	CHx_PELCO16_01 (x = Channel Number)
	0x6F / 0xEF	CHx_PELCO16_01 [15:8]	[7:0]	Read	Read	: Coaxial Output 16bit Data2 Read Register
	0x70 / 0xF0	CHx_PELCO16_02 [7:0]	[7:0]	Read	Read	CHx_PELCO16_02 (x = Channel Number)
	0x71 / 0xF1	CHx_PELCO16_02 [15:8]	[7:0]	Read	Read	: Coaxial Output 16bit Data2 Read Register
3~4	0x72 / 0xF2	CHx_PELCO16_03 [7:0]	[7:0]	Read	Read	CHx_PELCO16_03 (x = Channel Number)
3-4	0x73 / 0xF3	CHx_PELCO16_03 [15:8]	[7:0]	Read	Read	: Coaxial Output 16bit Data2 Read Register
	0x74 / 0xF4	CHx_PELCO16_04 [7:0]	[7:0]	Read	Read	CHx_PELCO16_04 (x = Channel Number)
	0x75 / 0xF5	CHx_PELCO16_04 [15:8]	[7:0]	Read	Read	: Coaxial Output 16bit Data2 Read Register
	0x76 / 0xF6	CHx_PELCO16_05 [7:0]	[7:0]	Read	Read	CHx_PELCO16_05 (x = Channel Number)
	0x77 / 0xF7	CHx_PELCO16_05 [15:8]	[7:0]	Read	Read	: Coaxial Output 16bit Data2 Read Register
	0x78 / 0xF8	CHx_PELCO16_06 [7:0]	[7:0]	Read	Read	CHx_PELCO16_06 (x = Channel Number)
	0x79 / 0xF9	CHx_PELCO16_06 [15:8]	[7:0]	Read	Read	: Coaxial Output 16bit Data2 Read Register

<sup>\*</sup> Registers of Bank5~BankB are not for users.

### 7. Electrical characteristics

#### 7.1. Absolute Maximum Ratings

Parameter	Symbol	Min	Тур	Max	Unit
1.2V Digital Power Supply Voltage	V <sub>VDD1DM</sub>	0.5	-	1.32	V
3.3V Digital Power Supply Voltage	V <sub>VDD3DM</sub>	0.5	-	3.6	V
3.3V Analog Power Supply Voltage	V <sub>VDD3AM</sub>	0.5	-	3.6	V
Voltage for Digital pins	V <sub>DIO</sub>	0.5	-	4.6	V
Voltage for Analog Inputs	V <sub>AIO</sub>	0.5	-	1.95	v
Storage Temperature	Ts	-40		125	ື
Junction Temperature	TJ	-40	1	125	ຽ
Vapor phase soldering (15 Sec)	T <sub>VSOL</sub>	-		220	r

Note: This Device should be operated under recommended operating condition. Since, absolute maximum rating condition can either cause device reliability problem or damage the device sufficiently to cause immediate failure.

#### 7.2. Recommended Operating Condition

Parameter	Symbol	Min	Тур	Max	Unit
1.2V Digital Power Supply Voltage	V <sub>VDD1D</sub>	1.08	1.2	1.32	v
3.3V Digital Power Supply Voltage	V <sub>VDD3D</sub>	3.0	3.3	3.6	v
3.3V Analog Power Supply Voltage	V <sub>VDD3A</sub>	3.0	3.3	3.6	v
Ambient operating temperature	V <sub>A</sub>	-20	-	80	ర

#### 7.3. DC Characteristics

	Parameter	Symbol	Min	Тур	Max	Unit
	Input Low Voltage	V <sub>IL</sub>	-0.3	-	0.8	V
	Input High Voltage	V <sub>IH</sub>	2	-	V <sub>DD3D</sub> +0.3	٧
	Input Leakage Current	lι	-	-	±1	uA
	Input Capacitance (f = 1Mhz, V <sub>IN</sub> = 2.4V)	C <sub>IN</sub>	-	-	10	pF
	Output Low Voltage (I <sub>OL</sub> = 8.0mA)	V <sub>oL</sub>	-	-	0.4	٧
V	Output High Voltage (I <sub>OH</sub> = 12mA)	V <sub>OH</sub>	2.4	-	-	V
	Tri-State Output Leakage Current	l <sub>oz</sub>	-	-	±1	uA
	Output Capacitance	C <sub>OUT</sub>	-	-	10	pF


#### 7.4. AC Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	
( Power Supply Current )						
1.2V Digital Power Supply Current	I <sub>VDD1D</sub>	-	335	-	mA	
3.3V Digital Power Supply Current	I <sub>VDD3D</sub>	-	84	-	mA	
3.3V Analog Power Supply Current	I <sub>VDD3A</sub>	-	104		mA	
( Clock Pin )	( Clock Pin )					
SYS_CLKI frequency	f <sub>SYS_CLKI</sub>	-	27.0		MHz	
SYS_CLKI duty cycle	f <sub>DUTY</sub>	45	-	55	%	
SYS_CLKI pulse width low	t <sub>PWL_SYS_CLKI</sub>	17.0	<b>V</b> - 0		nSec	
SYS_CLKI pulse width high	t <sub>PWH_SYS_CLKI</sub>	17.0			nSec	
( Reset Pin )						
RSTB setup time	t <sub>su</sub>	1			uSec	
RSTB pulse width low	t <sub>PWL_rstb</sub>	1			uSec	
RSTB release time (low to high)	t <sub>REL_rstb</sub>	10			uSec	
( Host Interface Pins )						
SCL frequency	f <sub>SCL</sub>		-	6	SYS_CLKI	
SCL minimum pulse width low	t <sub>PWL_SCL</sub>	6	-	-	SYS_CLKI	
SCL minimum pulse width high	t <sub>PWH_SCL</sub>	4	-	-	SYS_CLKI	
SCL to SDA setup time	t <sub>IS_SDA</sub>	2	-	-	SYS_CLKI	
SCL to SDA hold time	t <sub>IH_SDA</sub>	2	-	-	SYS_CLKI	
SCL to SDA delay time	t <sub>OD_SDA</sub>	-	-	6	SYS_CLKI	
SCL to SDA hold time	t <sub>OH_SDA</sub>	3	-	-	SYS_CLKI	


# 8. System Applications

#### 8.1. 4-Channel, Master Mode

#### 8.1.1. Block Diagram (4 channel, Master Mode)




#### 8.1.2. Block Diagram (4 channel, Slave Mode)




#### 8.2. 8-Channel, Master Mode

#### 8.2.1. Block Diagram (8 Channel, Master Mode)




#### 8.2.2. Block Diagram (8 Channel, Slave Mode)




#### 8.3. 16-Channel, Master Mode


#### 8.3.1. Block Diagram (16 Channel, Master Mode)




#### 8.3.2. Block Diagram (16 Channel, Slave Mode)



# 9. Package Information





	SYMBOL	DIMENSION (MM)				
	2 INDUL	MIN.	NDM.	MAX.		
	А	0.70	0.75	0.80		
	A1	0	0.02	0.05		
	A3	0.20 REF				
	b	0.15	0.20	0.25		
	D	8.90	9.00	9.10		
	D2	5.10	5.20	5.30		
	E	8.90	9.00	9.10		
	E5	5.10	5.20	5.30		
7	е	0,40 BSC				
	L	0.30	0.40	0.50		

\* Please refer to application note for further details.