

Data Sheet July 1999 File Number 4302.2

42A, 30V, 0.025 Ohm, Logic Level, N-Channel Power MOSFET

These are N-Channel power MOSFETs manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers and relay drivers. These transistors can be operated directly from integrated circuits.

Formerly developmental type TA49030.

Ordering Information


PART NUMBER	PACKAGE	BRAND		
RFP42N03L	TO-220AB	FP42N03L		
RF1S42N03LSM	TO-263AB	F42N03L		

NOTE: When ordering, use the entire part number. Add the suffix, 9A, to obtain the TO-263AB variant in tape and reel, e.g., RF1S42N03LSM9A.

Features


- 42A, 30V
- $r_{DS(ON)} = 0.025\Omega$
- Temperature Compensating PSPICE[®] Model
- Can be Driven Directly from CMOS, NMOS, and TTL Circuits
- Peak Current vs Pulse Width Curve
- · UIS Rating Curve
- 175°C Operating Temperature
- Related Literature
 - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

Symbol




Packaging

JEDEC TO-220AB



JEDEC TO-263AB



RFP42N03L, RF1S42N03LSM

Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

	RFP42N03L, RF1S42N03LSM	UNITS
Drain to Source Voltage (Note 1)V _{DSS}	30	V
Drain to Gate Voltage ($R_{GS} = 20k\Omega$) (Note 1) V_{DGR}	30	V
Gate to Source Voltage	±10	V
Continuous Drain Current	42	Α
Pulsed Drain Current (Note 3)	Refer to Peak Current Curve	
Pulsed Avalanche RatingE _{AS}	Refer to UIS Curve	
Power Dissipation	90	W
Derate Above 25°C	0.606	W/oC
Operating and Storage Temperature	-55 to 175	οС
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10sT _L	300	°С
Package Body for 10s, See Techbrief 334	260	oC

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}C$ to $150^{\circ}C$.

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV _{DSS}	I _D = 250μA, V _{GS} = 0V		30	-	-	V
Gate to Source Threshold Voltage	V _{GS(TH)}	V _{GS} = V _{DS} , I _D = 250μA		1	-	2	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Rated BV _{DSS} , V _{GS} = 0V		-	-	1	μΑ
		$V_{DS} = 0.8 \text{ x Rated BV}_{DSS}, V_{GS} = 0V, T_{C} = 150^{\circ}C$		-	-	25	μΑ
Gate to Source Leakage Current	I _{GSS}	$V_{GS} = \pm 10V$		-	-	±100	nA
Drain to Source On Resistance (Note 2)	r _{DS(ON)}	I _D = 42A, V _{GS} = 5V (Figure 11)		-	-	0.025	Ω
Turn-On Time	ton	V_{DD} = 15V, I_{D} ≈ 42A, R_{L} = 0.357Ω, V_{GS} = 5V, R_{GS} = 5Ω (Figures 10, 18, 19)		-	-	260	ns
Turn-On Delay Time	t _{d(ON)}			-	15	-	ns
Rise Time	t _r			-	160	-	ns
Turn-Off Delay Time	t _{d(OFF)}			-	20	-	ns
Fall Time	t _f			-	20	-	ns
Turn-Off Time	tOFF			-	-	60	ns
Total Gate Charge	Q _{g(TOT)}	V _{GS} = 0V to 10V	$V_{DD} = 24V, I_{D} \approx 42A,$	-	50	60	nC
Gate Charge at 5V	Q _{g(5)}	$V_{GS} = 0V \text{ to } 5V$	$R_L = 0.571\Omega$ $I_{G(REF)} = 0.6mA$ (Figures 15, 20, 21)	-	30	36	nC
Threshold Gate Charge	Q _{g(TH)}	$V_{GS} = 0V \text{ to } 1V$		-	1.5	1.8	nC
Input Capacitance	C _{ISS}	V _{DS} = 25V, V _{GS} = 0V, f = 1MHz (Figure 14)		-	1650	-	pF
Output Capacitance	C _{OSS}			-	575	-	pF
Reverse Transfer Capacitance	C _{RSS}			-	200	-	pF
Thermal Resistance Junction-to-Case	$R_{\theta JC}$			-	-	1.65	°C/W
Thermal Resistance Junction-to-Ambient	$R_{\theta JA}$			-	-	80	°C/W

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	V _{SD}	I _{SD} = 42A	-	-	1.5	V
Diode Reverse Recovery Time	t _{rr}	$I_{SD} = 42A$, $dI_{SD}/dt = 100A/\mu s$	-	-	125	ns

NOTES:

- 2. Pulse test: pulse width $\leq 300 \mu s,$ duty cycle $\leq 2\%.$
- 3. Repetitive rating: pulse width limited by Max junction temperature. See Transient Thermal Impedance curve (Figure 3).

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA





FIGURE 5. PEAK CURRENT CAPABILITY

Typical Performance Curves Unless Otherwise Specified (Continued)



NOTE: Refer to Intersil Application Notes AN9321 and AN9322. FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING




FIGURE 8. TRANSFER CHARACTERISTICS




FIGURE 10. SWITCHING TIME vs GATE RESISTANCE




FIGURE 7. SATURATION CHARACTERISTICS




FIGURE 9. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT




FIGURE 11. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 12. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 14. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE





FIGURE 13. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE



NOTE: Refer to Intersil Application Notes AN7254 and AN7260.

FIGURE 15. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT

Test Circuits and Waveforms




FIGURE 16. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 17. UNCLAMPED ENERGY WAVEFORMS

Test Circuits and Waveforms (Continued)




FIGURE 18. SWITCHING TIME TEST CIRCUIT




FIGURE 19. RESISTIVE SWITCHING WAVEFORMS




FIGURE 20. GATE CHARGE TEST CIRCUIT




FIGURE 21. GATE CHARGE WAVEFORMS

PSPICE Electrical Model

.SUBCKT RFP42N03L 2 1 3 : rev 12/24/96 CA 12 8 2.55e-9 CB 15 14 2.64e-9 LDRAIN **DPLCAP** 5 CIN 6 8 1.45e-9 DBODY 7 5 DBDMOD RLDRAIN DRAIN DBREAK 5 11 DBKMOD RSCL2 RSCL1 DBREAK \ DPLCAP 10 5 DPLCAPMOD . 51 11 **ESCL** EBREAK 11 7 17 18 33.3 50 EDS 14 8 5 8 1 **EBREAK ESG** 8 EGS 13 8 6 8 1 DBODY **RDRAIN** 18 ESG 6 10 6 8 1 16 vто ₊ EVTO 20 6 18 8 1 GATE **LGATE** 21 [. MOS₂ **EVTO** IT 8 17 1 20+ 6 <u>18</u> MOS1 8 **RGATE** LDRAIN 2 5 1e-9 RLGATE CIN LGATE 1 9 4.9e-9 **LSOURCE** LSOURCE 3 7 4.9e-9 **RSOURCE** 8 3 MOS1 16 6 8 8 MOSMOD M = 0.99 RLSOURCE SOURCE MOS2 16 21 8 8 MOSMOD M = 0.01 S1A ſ S2A **RBREAK** 12 FO 13 8 1<u>4</u> 13 RBREAK 17 18 RBKMOD 1 17 18 RDRAIN 50 16 RDSMOD 0.14e-3 S1B S₂B **RVTO** RGATE 9 20 0.89 13 RLDRAIN 2 5 10 СВ 19 CA IT **RLGATE 1 9 49** VBAT RLSOURCE 3 7 49 EGS **EDS** 8 RSCL1 5 51 RSCLMOD 1e-6 RSCL2 5 50 1e3 RSOURCE 8 7 RDSMOD 10.31e-3 RVTO 18 19 RVTOMOD 1 S1A 6 12 13 8 S1AMOD S1B 13 12 13 8 S1BMOD S2A 6 15 14 13 S2AMOD S2B 13 15 14 13 S2BMOD VBAT 8 19 DC 1 VTO 21 6 0.583 ESCL 51 50 VALUE = $\{(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)*1e6/176,6))\}$.MODEL DBDMOD D (IS = 3.61e-13 RS = 5.06e-3 TRS1 = 3.05e-3 TRS2 = 7.57e-6 CJO = 2.16e-9 TT = 2.18e-8) .MODEL DBKMOD D (RS = 1.66e-1 TRS1 = -2.97e-3 TRS2 = 7.57e-6) .MODEL DPLCAPMOD D (CJO = 0.96e-9 IS = 1e-30 N = 10) .MODEL MOSMOD NMOS (VTO = 2.313 KP = 53.82 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u) .MODEL RBKMOD RES (TC1 = 8.95e-4 TC2 = -1e-7) .MODEL RDSMOD RES (TC1 = 3.82e-3 TC2 = 1.17e-5) .MODEL RSCLMOD RES (TC1 = 2.03e-3 TC2 = 0.45e-5) .MODEL RVTOMOD RES (TC1 = -2.27e-3 TC2 = -5.75e-7) .MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -4.82 VOFF= -2.82) .MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -2.82 VOFF= -4.82) .MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -2.67 VOFF = 2.33) .MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 2.33 VOFF= -2.67)

NOTE: For further discussion of the PSPICE model, consult **A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**; written by William J. Hepp and C. Frank Wheatley.

.ENDS

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000

TEL: (407) 724-7000 FAX: (407) 724-7240 **EUROPE**

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05 **ASIA**

Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310
FAX: (886) 2 2715 3029

This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.