

**A  
REPORT  
ON  
DIGITAL ASSIGNMENT**

Prepared in partial fulfillment of the Course

Analog and Digital VLSI Design (INSTR\EEE F313)

**By:**

**Nikhil Motiani  
Naman Maheshwari  
Nitin Singla**

**2011A8PS347P  
2011A3PS199P  
2011A3PS198P**



**BIRLA INSTITUTE OF TECHNOLOGY & SCIENCE, PILANI**

**2013-14 (I semester)**

## SPECIFICATION OF THE DESIGN:


Designing a 3- input NAND/AND logic gate using Complementary Pass Logic style at 500 MHz with Load capacitance of 500fF.

## APPROACH FOLLOWED:


For delay minimization, W/L of p-mos is taken to be twice of the w/l of n-mos. As the frequency at which the circuit had to be operated is 500 MHz and the load capacitance is 500 fF, the W/L needed to be increased so that full logic levels could be reached, ie, the complete charging and discharging of capacitance could take place.

After the inverter was designed, it was used to take complementary inputs. Also, the W/Ls of the other transistors in the circuit were calculated in proportion to that of the inverter. To attain the full logic levels, the inverters were also added at the outputs.


## SCHEMATIC:




## INVERTER SCHEMATIC:




## LAYOUT:




## INPUTS AND OUTPUTS:




## RISE TIME:



## LVS CIRCUIT:



# DRC TEST:





# LVS REPORT:

Applications Places System 1:03 PM

Calibre - RVE v2012.2\_36.25 : svdb lvc\_cnew

File View Highlight Tools Window Setup Help

Find:

Navigator

Results

- Extraction Results
- Comparison Results

ERC

- ERC Pathchk Polygons
- ERC Pathchk Nets Rep

Reports

- Extraction Report
- LVS Report

Rules

- Rules File

View

- Info
- Finder
- Schematics

Setup

- Options

Comparison Results

Layout Cell / Type	Source Cell	Nets	Instances	Ports
lvc_cnew	lvc_cnew	14L, 14S	13L, 13S	7L, 7S

Cell lvc\_cnew Summary (Clean)

CELL COMPARISON RESULTS ( TOP LEVEL )

#####

# CORRECT #

#####

LAYOUT CELL NAME: lvc\_cnew

SOURCE CELL NAME: lvc\_cnew

-----

INITIAL NUMBERS OF OBJECTS

	Layout	Source	Component Type
Ports:	7	9	*
Nets:	14	16	*
Instances:	13	13	MN (4 pins)
	5	5	NP (4 pins)
Total Inst:	18	18	

NUMBERS OF OBJECTS AFTER TRANSFORMATION

	Layout	Source	Component Type
Ports:	7	7	
Nets:	14	14	

[VNC S...] [Terminal] [virtuoso] [What's ...] [LSW] [lvc\_cnew] [Calibre...] [Calibre I...] [lvc\_cn...] [LVS Rep...] [Calibre ...]

## TABLE OF RESULTS:

Parameter	Pre-Layout Results
$T_{pHL}$	0.247ns
$T_{pLH}$	0.133ns
Propagation Delay	0.190ns
Rise Time	0.186ns
Fall Time	0.448ns
Power Consumption	0.299mW
Area	0.023mm <sup>2</sup>

## CONCLUSIONS:

We were able to design the circuit which completely met the required specifications with a very small propagation delay.

## REFERENCES:

- Kang. S.M and Leblebici Y., "CMOS Digital Integrated Circuits: Analysis and Design, McGraw Hill.Electronic Design Automation Handbook, Dirk Jansen
- Rabaey Jan M. , Chandrakasan Anantha and Nikolic Borivoje, " Digital Integrated Circuits", Pearson Education.