# Jz4725B Multimedia Application Processor

**Programming Manual** 

Release Date: Jul. 14, 2009



**Jz4725B Multimedia Application Processor** 

**Programming Manual** 

Copyright © Ingenic Semiconductor Co. Ltd 2007. All rights reserved.

Release history

DateRevisionChangeJul 20091.0First release

**Disclaimer** 

This documentation is provided for use with Ingenic products. No license to Ingenic property rights is granted. Ingenic assumes no liability, provides no warranty either expressed or implied relating to the usage, or intellectual property right infringement except as provided for by Ingenic Terms and Conditions of Sale.

Ingenic products are not designed for and should not be used in any medical or life sustaining or supporting equipment.

All information in this document should be treated as preliminary. Ingenic may make changes to this document without notice. Anyone relying on this documentation should contact Ingenicfor the current documentation and errata.

Ingenic Semiconductor Co., Ltd.

Room 108, Building A, Information Center, Zhongguancun Software Park 8 Dongbeiwang West Road, Haidian District, Beijing, China,

Tel: 86-10-82826661 Fax: 86-10-82825845 Http://www.ingenic.cn

1 Ove	erview	1
1.1	Block Diagram	2
1.2	Features	3
1.2.1	CPU core	3
1.2.2	Multimedia support	3
1.2.3	Memory sub-system	3
1.2.4	Clock generation and power management	4
1.2.5	Audio/Video Interface	4
1.2.6	On-chip peripherals	5
1.3	Characteristic	7
2 CPI	U Core	8
3 Exte	ernal Memory Controller	10
3.1	Overview	10
3.2	Pin Description	11
3.3	Physical Address Space Map	12
3.4	Static Memory Interface	14
3.4.1	Register Description	15
3.4.2	Example of Connection	19
3.4.3	Basic Interface	22
3.4.4	Byte Control	26
3.4.5	Burst ROM Interface	29
3.5	NAND Flash Interface	
3.5.1		
3.5.2		
3.5.3		
	SDRAM Interface	
3.6.1		
3.6.2	3 ( , ,	
3.6.3	•	
3.6.4		
3.6.5	SDRAM Command	49
3.6.6	3	
3.6.7	Power-Down Mode	64
3.6.8	3	
3.6.9	Initialize Sequence	69
3.7	Bus Control Register (BCR)	73

4	BCH	Controller	75
4.	1 Ov	verview	75
4.2	2 Re	gister Description	76
	4.2.1	BCH Control Register (BHCR)	76
	4.2.2	BCH Control Set Register (BHCSR)	77
	4.2.3	BCH Control Clear Register (BHCCR)	77
	4.2.4	BCH ENC/DEC Count Register (BHCNT)	78
	4.2.5	BCH Data Register (BHDR)	79
	4.2.6	BH Parity Register (BHPARn, n=0,1,2,3)	79
	4.2.7	BCH Interrupt Status Register (BHINT)	80
	4.2.8	BCH Interrupt Enable Set Register (BHINTES)	81
	4.2.9	BCH Interrupt Enable Clear Register (BHINTEC)	82
	4.2.10	BCH Interrupt Enable Register (BCHINTE)	83
	4.2.11	BCH Error Report Register (BCHERRn, n=0,1,2,3)	84
4.3	3 BC	CH Operation	86
	4.3.1	Endcoding Sequence	86
	4.3.2	Decoding Sequence	86
5	DMA	Controller	88
5. <sup>-</sup>	1 Fe	atures	88
5.2		gister Descriptions	
	5.2.1	DMA Source Address (DSAn, n = 0 ~ 5)	
	5.2.2	DMA Target Address (DTAn, n = 0 ~ 5)	
	5.2.3	DMA Transfer Count (DTCn, n = 0 ~ 5)	92
	5.2.4	DMA Request Types (DRTn, n = 0 ~ 5)	93
	5.2.5	DMA Channel Control/Status (DCSn, n = 0 ~ 5)	94
	5.2.6	DMA Channel Command (DCMn, n = 0 ~ 5)	95
	5.2.7	DMA Descriptor Address (DDAn, n = 0 ~ 5)	97
	5.2.8	DMA Stride Address (DSDn, n = 0 ~ 5)	98
	5.2.9	DMA Control	98
	5.2.10	DMA Interrupt Pending (DIRQP)	99
	5.2.11	DMA Doorbell (DDR)	100
	5.2.12	DMA Doorbell Set (DDRS)	100
	5.2.13	DMA Clock Enable (DCKE)	101
5.3	3 DN	/IA manipulation	102
	5.3.1	Descriptor Transfer	102
	5.3.2	No-Descriptor Transfer	106
5.4	4 DN	//A Requests	107
	5.4.1	Auto Request	107
	5.4.2	On-Chip Peripheral Request	107
5.	5 DM	//A Transfer Modes	107
	5.5.1	Single Mode	107

5.6	Channel Priorities	107
5.7 E	Examples	108
5.7.1	Memory-to-memory auto request No-Descriptor Transfer	108
6 AHE	Bus Arbiter	109
6.1	Overview	109
6.2 F	Register Descriptions	110
6.2.1	Priority Order Register	110
6.2.2	Monitor Control Register	111
6.2.3	AHB Clock Counter Low Register	112
6.2.4	Event0 Low Register	112
6.2.5	Event1 Low Register	113
6.2.6	Event High Register	113
7 Clo	ck Reset and Power Controller	114
7.1	Overview	114
7.2	Clock Generation UNIT	115
7.2.1	Pin Description	116
7.2.2	•	
7.2.3	Clock Overview	118
7.2.4		
7.2.5	PLL Operation	127
7.2.6	Main Clock Division Change Sequence	129
7.2.7	Change Other Clock Frequencies	129
7.2.8	Change Clock Source Selection	129
7.2.9	EXCLK Oscillator	130
7.3 F	Power Manager	131
7.3.1	Low-Power Modes and Function	131
7.3.2	Register Description	132
7.3.3	Doze Mode	136
7.3.4	IDLE Mode	136
7.3.5	SLEEP Mode	137
7.4 F	Reset Control Module	137
7.4.1	Register Description	137
7.4.2	Power On Reset	138
7.4.3	WDT Reset	138
8 Rea	al-Time Clock (RTC)	139
8.1 (	Overview	139
8.1.1	Features	139
8.1.2	Signal Descriptions	139
8.2 F	Register Description	141
8.2.1	RTC Control Register (RTCCR)	142

8.2.2	RTC Second Register (RTCSR)	144
8.2.3	RTC Second Alarm Register (RTCSAR)	145
8.2.4	RTC Regulator Register (RTCGR)	146
8.2.5	Hibernate Control Register (HCR)	147
8.2.6	HIBERNATE mode Wakeup Filter Counter Register (HWFCR)	148
8.2.7	Hibernate Reset Counter Register (HRCR)	149
8.2.8	HIBERNATE Wakeup Control Register (HWCR)	150
8.2.9	HIBERNATE Wakeup Status Register (HWRSR)	151
8.2.10	Hibernate Scratch Pattern Register (HSPR)	153
8.3 Tir	ne Regulation	154
8.3.1	HIBERNATE Mode	155
8.4 Clo	ock select	155
9 Interr	upt Controller	157
9.1 Ov	verview	157
9.2 Re	gister Description	158
9.2.1	Interrupt Controller Source Register (ICSR)	158
9.2.2	Interrupt Controller Source Set Register (ICSSR)	159
9.2.3	Interrupt Controller Mask Register (ICMR)	159
9.2.4	Interrupt Controller Mask Set Register (ICMSR)	159
9.2.5	Interrupt Controller Mask Clear Register (ICMCR)	160
9.2.6	Interrupt Controller Pending Register (ICPR)	160
9.3 So	ftware Considerations	161
10 Time	r/Counter Unit	162
10.1 Ov	verview	162
10.2 Pir	n Description	162
10.3 Re	gister Description	162
10.3.1	Timer Control Register (TCSR)	164
10.3.2	Timer Data FULL Register (TDFR)	166
10.3.3	Timer Data HALF Register (TDHR)	166
10.3.4	Timer Counter (TCNT)	167
10.3.5	Timer Counter Enable Register (TER)	167
10.3.6	Timer Counter Enable Set Register (TESR)	168
10.3.7	Timer Counter Enable Clear Register (TECR)	169
10.3.8	Timer Flag Register (TFR)	170
10.3.9	Timer Flag Set Register (TFSR)	171
10.3.10	Timer Flag Clear Register (TFCR)	172
10.3.11	Timer Mast Register (TMR)	172
10.3.12	Timer Mask Set Register (TMSR)	173
10.3.13	Timer Mask Clear Register (TMCR)	174
10.3.14	Timer Stop Register (TSR)	174
10.3.15	Timer Stop Set Register (TSSR)	175

10.3.16	Timer Stop Clear Register (TSCR)	176
10.3.17	Timer Status Register (TSTR)	177
10.3.18	Timer Status Set Register (TSTSR)	178
10.3.19	Timer Status Clear Register (TSTCR)	178
10.4 Op	peration	179
10.4.1	Basic Operation in TCU1 Mode	179
10.4.2	Disable and Shutdown Operation in TCU1 Mode	179
10.4.3	Basic Operation in TCU2 Mode	179
10.4.4	Disable and Shutdown Operation in TCU2 Mode	180
10.4.5	Read Counter in TCU2 Mode	180
10.4.6	Pulse Width Modulator (PWM)	181
11 Oper	ating System Timer	182
11.1 Ov	verview	182
11.2 Re	egister Description	183
11.2.1	Operating System Control Register (OSTCSR)	183
11.2.2	Operating System Timer Data Register (OSTDR)	184
11.2.3	Operating System Timer Counter (OSTCNT)	184
11.3 O	peration	186
11.3.1	Basic Operation	186
11.3.2	Disable and Shutdown Operation	186
12 Watc	hdog Timer	187
12.1 Ov	/erview	187
12.2 Re	egister Description	188
12.2.1	Watchdog Control Register (TCSR)	188
12.2.2	Watchdog Enable Register (TCER)	189
12.2.3	Watchdog Timer Data Register (TDR)	189
12.2.4	Watchdog Timer Counter (TCNT)	190
12.3 W	atchdog Timer Function	190
13 Gene	eral-Purpose I/O Ports	191
13.1 Ov	/erview	191
13.2 Re	egister Description	199
13.2.1	PORT PIN Level Register (PAPIN, PBPIN, PCPIN, PDPIN)	201
13.2.2	PORT Data Register (PADAT, PBDAT, PCDAT, PDDAT)	202
13.2.3	PORT Data Set Register (PADATS, PBDATS, PCDATS, PDDATS)	202
13.2.4	PORT Data Clear Register (PADATC, PBDATC, PCDATC, PDDATC)	
13.2.5	PORT Mask Register (PAIM, PBIM, PCIM, PDIM)	
13.2.6	PORT Mask Set Register (PAIMS, PBIMS, PCIMS, PDIMS)	
13.2.7	PORT Mask Clear Register (PAIMC, GBPIMC, PCIMC, PDIMC)	
13.2.8	PORT PULL Disable Register (PAPE, PBPE, PCPE, PDPE)	
13.2.9	PORT PULL Set Register (PAPES, PBPES, PCPES, PDPES)	

13.2.10	PORT PULL Clear Register (PAPEC, PBPEC, PCPEC, PDPEC)	206
13.2.11	PORT Function Register (PAFUN, PBFUN, PCFUN, PDFUN)	206
13.2.12	PORT Function Set Register (PAFUNS, PBFUNS, PCFUNS, PDFUNS)	207
13.2.13	PORT Function Clear Register (PAFUNC, PBFUNC, PCFUNC, PDFUNC)	207
13.2.14	PORT Select Register (PASEL, PBSEL, PCFSEL, PDSEL)	208
13.2.15	PORT Select Set Register (PASELS, PBSELS, PCSELS, PDSELS)	208
13.2.16	PORT Select Clear Register (PASELC, PBSELC, PCSELC, PDSELC)	209
13.2.17	PORT Direction Register (PADIR, PBDIR, PCDIR, PDDIR)	209
13.2.18	PORT Direction Set Register (PADIRS, PBDIRS, PCDIRS, PDDIRS)	210
13.2.19	PORT Direction Clear Register (PADIRC, PBDIRC, PCDIRC, PDDIRC)	210
13.2.20	PORT Trigger Register 0, 1, 2 and 3 (PATRG, PBTRG, PCTRG, PDTRG)	211
13.2.21	PORT Trigger Set Register (PATRGS, PBTRGS, PCTRGS, PDTRGS)	211
13.2.22	PORT Trigger Clear Register (PATRGC, PBTRGC, PCTRGC, PDTRGC)	212
13.2.23	PORT FLAG Register (PAFLG, PBFLG, PCFLG, PDFLG)	212
13.2.24	PORT FLAG Clear Register (PAFLGC, PBFLGC, PCFLGC, PDFLGC)	213
13.3 Pro	gram Guide	213
13.3.1	GPIO Function Guide	213
13.3.2	Alternate Function Guide	214
13.3.3	Interrupt Function Guide	214
13.3.4	Disable Interrupt Function Guide	214
14 LCD (	Controller	216
14.1 Ove	erview	216
14.2 Pin	Description	217
14.3 Blo	ck Diagram	218
14.4 LCI	D Display Timing	221
14.5 OS	D Graphic	222
14.5.1	Color Key	222
14.6 Reg	gister Description	225
14.6.1	Configure Register (LCDCFG)	226
14.6.2	Control Register (LCDCTRL)	229
14.6.3	Status Register (LCDSTATE)	230
14.6.4	OSD Configure Register (LCDOSDC)	230
14.6.5	OSD Control Register (LCDOSDCTRL)	231
14.6.6	OSD State Register (LCDOSDS)	232
14.6.7	Background Color Register (LCDBGC)	233
14.6.8	Foreground Color Key Register 0 (LCDKEY0)	233
14.6.9	Foreground Color Key Register 1 (LCDKEY1)	234
14.6.10	ALPHA Register (LCDALPHA)	234
14.6.11	IPU Restart (LCDIPUR)	235
14.6.12	RGB Control (LCDRGBC)	235
14.6.13	Virtual Area Setting (LCDVAT)	237

14.6.15	Display Area Vertical Start/End Point (LCDDAV)	238
14.6.16	Foreground 0 XY Position Register (LCDXYP0)	238
14.6.17	Foreground 0 PART2 XY Position Register (LCDXYP0_PART2)	238
14.6.18	Foreground 1 XY Position Register (LCDXYP1)	239
14.6.19	Foreground 0 Size Register (LCDSIZE0)	239
14.6.20	Foreground 0 PART2 Size Register (LCDSIZE0_PART2)	239
14.6.21	Foreground 1 Size Register (LCDSIZE1)	240
14.6.22	Vertical Synchronize Register (LCDVSYNC)	240
14.6.23	Horizontal Synchronize Register (LCDHSYNC)	241
14.6.24	PS Signal Setting (LCDPS)	241
14.6.25	CLS Signal Setting (LCDCLS)	242
14.6.26	SPL Signal Setting (LCDSPL)	242
14.6.27	REV Signal Setting (LCDREV)	242
14.6.28	Interrupt ID Register (LCDIID)	243
14.6.29	Descriptor Address Register0, 1 (LCDDA0, LCDDA1, LCDDA0_PART2)	243
14.6.30	Source Address Register0, 1 (LCDSA0, LCDSA1, LCDSA0_PART2)	244
14.6.31	Frame ID Register0 (LCDFID0, LCDFID1, LCDFID0_PART2)	245
14.6.32	DMA Command Register0, 1, 0_PART2 (LCDCMD0, LCDCMD1, LCDCM	D0_PART2)
	245	
14.6.33	DMA OFFSIZE Register0, 1, 0_PART2 (LCDOFFS0, L	LCDOFFS1,
LCDOFFS	S0_PART2)	246
14.6.34	DMA Page Width Register0, 1, 0_PART2 (LCDPW0, LCDPW1, LCDPV	W0_PART2)
	247	
14.6.35	DMA Commend Counter Register0, 1 (LCDCNUM0,1)	247
14.6.36	Foreground 0 Size in Descriptor0, 1, 0_PART2 Register (LCD	DESSIZE0,
LCDDES	SIZE1, LCDDESSIZE0_PART2)	247
14.7 LCD	Controller Pin Mapping	249
14.7.1	TFT and CCIR Pin Mapping	249
14.7.2	Single Panel STN Pin Mapping	251
14.7.3	Dual Panel STN Pin Mapping	252
14.8 Displ	ay Timing	253
14.8.1	General 16-bit and 18-bit TFT Timing	253
14.8.2	8-bit Serial TFT Timing	254
14.8.3	Special TFT Timing	255
14.8.4	Delta RGB panel timing	256
14.8.5	RGB Dummy mode timing	257
14.9 Form	nat of Palette	258
14.9.1	STN	258
14.9.2	TFT	258
14.10 Fo	rmat of Frame Buffer	259
14.10.1	16bpp	259
14.10.2	18bpp	
14 10 3	24hnn	259

14.10.4	16bpp with alpha	259
14.10.5	18bpp with alpha	259
14.10.6	24bpp with alpha	260
14.10.7	24bpp compressed	260
14.11	Format of Data Pin Utilization	260
14.11.1	Mono STN	260
14.11.2	Color STN	261
14.11.3	18-bit Parallel TFT	261
14.11.4	16-bit Parallel TFT	261
14.11.5	8-bit Serial TFT (24bpp)	261
14.12	LCD Controller Operation	261
14.12.1	Set LCD Controller Device Clock and Pixel Clock	261
14.12.2	Enabling the Controller	262
14.12.3	Disabling the Controller	262
14.12.4	Resetting the Controller	263
14.12.5	Frame Buffer & Palette Buffer	263
14.12.6	CCIR601/CCIR656	263
14.12.7	OSD Operation	263
14.12.8	Descriptor Operation	266
14.12.9	IPU direct connect mode	268
14.12.1	0 Foreground 0 divide mode	268
15 Smar	t LCD Controller	271
	t LCD Controller	
15.1 Ov	verview	271
15.1 Ov 15.2 Str	verviewucture	271 271
15.1 Ov 15.2 Str 15.3 Pir	rerviewucture	271 271 272
15.1 Ov 15.2 Str 15.3 Pir 15.4 Re	rerview Tucture Descriptionegister Description	271 271 272 272
15.1 Ov 15.2 Sti 15.3 Pii 15.4 Re 15.4.1	rerview  Tucture	271 271 272 272 273
15.1 Ov 15.2 Sti 15.3 Pii 15.4 Re 15.4.1 15.4.2	verview  Tucture	
15.1 Ov 15.2 Str 15.3 Pir 15.4 Re 15.4.1 15.4.2 15.4.3	verview	
15.1 Ov 15.2 Str 15.3 Pir 15.4 Re 15.4.1 15.4.2 15.4.3 15.4.4	verview Tucture The Description Egister Description SLCD Configure Register (MCFG) SLCD Control Register (MCTRL) SLCD Status Register (MSTATE) SLCD Data Register (MDATA)	
15.1 Ov 15.2 Str 15.3 Pir 15.4 Re 15.4.1 15.4.2 15.4.3 15.4.4 15.5 Sy	verview Tucture The Description Such Description Such Configure Register (MCFG) Such Control Register (MCTRL) Such Status Register (MSTATE) Such Data Register (MDATA) Stem Memory Format	
15.1 Ov 15.2 Str 15.3 Pir 15.4 Re 15.4.1 15.4.2 15.4.3 15.4.4 15.5 Sy 15.5.1	verview	
15.1 Ov 15.2 Str 15.3 Pir 15.4 Re 15.4.1 15.4.2 15.4.3 15.4.4 15.5 Sy 15.5.1 15.5.2	verview  Description  gister Description  SLCD Configure Register (MCFG)  SLCD Control Register (MCTRL)  SLCD Status Register (MSTATE)  SLCD Data Register (MDATA)  stem Memory Format  Data format  Command Format	
15.1 Ov 15.2 Str 15.3 Pir 15.4 Re 15.4.1 15.4.2 15.4.3 15.4.4 15.5 Sy 15.5.1 15.5.2	verview Tucture In Description Egister Description SLCD Configure Register (MCFG) SLCD Control Register (MCTRL) SLCD Status Register (MSTATE) SLCD Data Register (MDATA) Testem Memory Format Data format Command Format Ensfer Mode	
15.1 Ov 15.2 Str 15.3 Pir 15.4 Re 15.4.1 15.4.2 15.4.3 15.4.4 15.5 Sy 15.5.1 15.5.2 15.6 Tra 15.6.1	verview Tucture The Description Egister Description SLCD Configure Register (MCFG) SLCD Control Register (MCTRL) SLCD Status Register (MSTATE) SLCD Data Register (MDATA) Stem Memory Format Data format Command Format Ensfer Mode DMA Transfer Mode	
15.1 Ov 15.2 Str 15.3 Pir 15.4 Re 15.4.1 15.4.2 15.4.3 15.4.4 15.5 Sy 15.5.1 15.5.2 15.6 Tra 15.6.1 15.6.2	verview Tucture The Description Egister Description SLCD Configure Register (MCFG) SLCD Control Register (MCTRL) SLCD Status Register (MSTATE) SLCD Data Register (MDATA) Testem Memory Format Data format Command Format Tensfer Mode DMA Transfer Mode Register Transfer Mode	
15.1 Ov 15.2 Str 15.3 Pir 15.4 Re 15.4.1 15.4.2 15.4.3 15.4.4 15.5 Sy 15.5.1 15.5.2 15.6 Tr 15.6.1 15.6.2	ructure n Description SICD Configure Register (MCFG) SICD Control Register (MCTRL) SICD Status Register (MSTATE) SICD Data Register (MDATA) stem Memory Format Data format Command Format ansfer Mode DMA Transfer Mode Register Transfer Mode	
15.1 Ov 15.2 Str 15.3 Pir 15.4 Re 15.4.1 15.4.2 15.4.3 15.4.4 15.5 Sy 15.5.1 15.5.2 15.6 Tra 15.6.1 15.6.2 15.7 Tir 15.7.1	verview	
15.1 Ov 15.2 Str 15.3 Pir 15.4 Re 15.4.1 15.4.2 15.4.3 15.4.4 15.5 Sy 15.5.1 15.5.2 15.6 Tra 15.6.2 15.7 Tir 15.7.1 15.7.2	verview	
15.1 Ov 15.2 Str 15.3 Pir 15.4 Re 15.4.1 15.4.2 15.4.3 15.4.4 15.5 Sy 15.5.1 15.5.2 15.6 Tr 15.6.2 15.6.1 15.6.2 15.7 Tir 15.7.2 15.7.2	verview	
15.1 Ov 15.2 Str 15.3 Pir 15.4 Re 15.4.1 15.4.2 15.4.3 15.4.4 15.5 Sy 15.5.1 15.5.2 15.6 Tra 15.6.2 15.7 Tir 15.7.1 15.7.2	verview	

16 AC97/	I2S Controller	. 282
16.1 Ove	erview	282
16.1.1	Block Diagram	283
16.1.2	Features	283
16.1.3	Interface Diagram	284
16.1.4	Signal Descriptions	285
16.1.5	RESET# / SYS_CLK Pin	286
16.1.6	BIT_CLK Pin	286
16.1.7	SYNC Pin	286
16.1.8	SDATA_OUT Pin	286
16.1.9	SDATA_IN Pin	286
16.2 Reg	gister Descriptions	287
16.2.1	AIC Configuration Register (AICFR)	291
16.2.2	AIC Common Control Register (AICCR)	294
16.2.3	AIC AC-link Control Register 1 (ACCR1)	299
16.2.4	AIC AC-link Control Register 2 (ACCR2)	301
16.2.5	AIC I2S/MSB-justified Control Register (I2SCR)	303
16.2.6	AIC Controller FIFO Status Register (AICSR)	304
16.2.7	AIC AC-link Status Register (ACSR)	306
16.2.8	AIC I2S/MSB-justified Status Register (I2SSR)	308
16.2.9	AIC AC97 CODEC Command Address Register (ACCAR) & Data Register (ACCAR)	CCDR)
	309	
16.2.10	AIC AC97 CODEC Status Address Register (ACSAR) & Data Register (ACSDF	₹). 310
16.2.11	AIC I2S/MSB-justified Clock Divider Register (I2SDIV)	311
16.2.12	AIC FIFO Data Port Register (AICDR)	312
16.3 Seri	ial Interface Protocol	313
16.3.1	AC-link serial data format	313
16.3.2	I2S and MSB-justified serial audio format	
16.3.3	Audio sample data placement in SDATA_IN/SDATA_OUT	316
16.4 Ope	eration	317
16.4.1	Initialization	318
16.4.2	AC '97 CODEC Power Down	319
16.4.3	Cold and Warm AC '97 CODEC Reset	319
16.4.4	External CODEC Registers Access Operation	321
16.4.5	Audio Replay	322
16.4.6	Audio Record	323
16.4.7	FIFOs operation	324
16.4.8	Data Flow Control	326
16.4.9	Serial Audio Clocks and Sampling Frequencies	327
16.4.10	Interrupts	331
17 Intern	al CODEC Interface	332

17.1	Ove	erview	332
17.	1.1	Features	332
17.	1.2	Signal Descriptions	333
17.	1.3	Block Diagram	334
17.2	Ма	oped Register Descriptions	335
17.	2.1	CODEC internal register access control (RGADW)	336
17.	2.2	CODEC internal register data output (RGDATA)	337
17.3	Ope	eration	338
17.	3.1	Access to internal registers of the embedded CODEC	338
17.	3.2	CODEC controlling and typical operations	338
17.	3.3	Power saving	339
17.	3.4	Pop noise and the reduction of it	339
17.4	Tim	ing parameters	340
17.5	AC	& DC parameters	341
17.6	CO	DEC Configuration guide	343
17.	6.1	CODEC internal Registers	343
17.	6.2	CODEC internal registers	344
17.	6.3	Programmable gains	360
17.	6.4	Sampling frequency: FREQ	364
17.	6.5	Programmable data word length	365
17.	6.6	Ramping system guide	365
17.	6.7	AGC system guide	367
17.	6.8	CODEC Operating modes	370
17.	6.9	Circuits design suggestions	379
18 SA	AR A	VD Controller	384
18.1	Ov/	erview	384
18.2		Description	
18.3		gister Description	
18.		ADC Enable Register (ADENA)	
	3.2	ADC Configure Register (ADCFG)	
	3.3	ADC Control Register (ADCTRL)	
	3.4	ADC Status Register (ADSTATE)	
	3.5	ADC Same Point Time Register (ADSAME)	
	3.6	ADC Wait Pen Down Time Register (ADWAIT)	
	3.7	ADC Touch Screen Data Register (ADTCH)	
	3.8	ADC PBAT Data Register (ADBDAT)	
	3.9	ADC SADCIN Data Register (ADSDAT)	
	3.10	ADC Filter Register (ADFLT)	
	3.11	ADC Clock Divide Register (ADCLK)	
		R A/D Controller Guide	
	4.1	Single Operation (only used as a test mode to check the channel function)	
		A Sample Touch Screen Operation	

18.4.3	SLEEP mode Sample Operation	397
18.4.4	PBAT Sample Operation	397
18.4.5	SADCIN Sample Operation	397
18.4.6	Use TSC to support keypad	397
19 MMC	/SD CE-ATA Controller	402
19.1 Ov	erview	402
19.2 Blo	ck Diagram	403
19.3 MN	AC/SD Controller Signal I/O Description	404
19.4 Re	gister Description	405
19.4.1	MMC/SD Control Register (MSC_CTRL)	406
19.4.2	MSC Status Register (MSC_STAT)	407
19.4.3	MSC Clock Rate Register (MSC_CLKRT)	409
19.4.4	MMC/SD Command and Data Control Register (MSC_CMDAT)	409
19.4.5	MMC/SD Response Time Out Register (MSC_RESTO)	412
19.4.6	MMC/SD Read Time Out Register (MSC_RDTO)	412
19.4.7	MMC/SD Block Length Register (MSC_BLKLEN)	413
19.4.8	MSC/SD Number of Block Register (MSC_NOB)	413
19.4.9	MMC/SD Number of Successfully-transferred Blocks Register (MSC_SNOB)	413
19.4.10	MMC/SD Interrupt Mask Register (MSC_IMASK)	414
19.4.11	MMC/SD Interrupt Register (MSC_IREG)	415
19.4.12	MMC/SD Command Index Register (MSC_CMD)	417
19.4.13	MMC/SD Command Argument Register (MSC_ARG)	417
19.4.14	MMC/SD Response FIFO Register (MSC_RES)	417
19.4.15	MMC/SD Receive Data FIFO Register (MSC_RXFIFO)	418
19.4.16	MMC/SD Transmit Data FIFO Register (MSC_TXFIFO)	418
19.4.17	MMC/SD Low Power Mode Register (MSC_LPM)	418
19.5 MN	AC/SD Functional Description	419
19.5.1	MSC Reset	419
19.5.2	MSC Card Reset	419
19.5.3	Voltage Validation	420
19.5.4	Card Registry	420
19.5.5	Card Access	421
19.5.6	Protection Management	422
19.5.7	Card Status	426
19.5.8	SD Status	429
19.5.9	SDIO	430
19.5.10	Clock Control	431
19.5.11	Application Specified Command Handling	431
19.6 MN	1C/SD Controller Operation	433
19.6.1	Data FIFOs	433
19.6.2	DMA and Program I/O	434
10.6.3	Start and Ston clock	434

19.6.4	Software Reset	435
19.6.5	Voltage Validation and Card Registry	
19.6.6	Single Data Block Write	
19.6.7	Single Block Read	
19.6.8	Multiple Block Write	
19.6.9	Multiple Block Read	
19.6.10	·	
19.6.11	Stream Read (MMC)	
19.6.12		
19.6.13		
19.6.14		
19.6.15		
20 I2C B	us Interface	445
20.1 Ov	erview	445
20.2 Pir	Description	445
20.3 Re	gister Description	446
20.3.1	Data Register (I2CDR)	446
20.3.2	Control Register (I2CCCR)	446
20.3.3	Status Register (I2CSR)	447
20.3.4	Clock Generator Register (I2CGR)	447
20.4 I <sup>2</sup> C	-Bus Protocol	448
20.4.1	Bit Transfer	448
20.4.2	Data Validity	448
20.4.3	START and STOP Conditions	448
20.4.4	Byte Format	448
20.4.5	Data Transfer Format	450
20.5 120	C Operation	454
20.5.1	I2C Initialization	454
20.5.2	Write Operation	455
20.5.3	Read Operation	456
21 UART	Γ Interface	458
21.1 Ov	erview	458
21.1.1	Features	458
21.1.2	Pin Description	458
21.2 Re	gister Descriptions	459
21.2.1	UART Receive Buffer Register (URBR)	460
21.2.2	UART Transmit Hold Register (UTHR)	460
21.2.3	UART Divisor Latch Low/High Register (UDLLR / UDLHR)	461
21.2.4	UART Interrupt Enable Register (UIER)	462
21.2.5	UART Interrupt Identification Register (UIIR)	462
21.2.6	UART FIFO Control Register (UFCR)	464

21.2	2.7 UART Line Control Register (ULCR)	465
21.2	2.8 UART Line Status Register (ULSR)	466
21.2	2.9 UART Modem Control Register (UMCR)	468
21.2	2.10 UART Modem Status Register (UMSR)	469
21.2	2.11 UART Scratchpad Register	469
21.2	2.12 Infrared Selection Register (ISR)	470
21.2	2.13 UART M Register (UMR)	471
21.2	2.14 UART Add Cycle Register (UACR)	471
21.3	Operation	472
21.3	3.1 UART Configuration	472
21.3	3.2 Data Transmission	472
21.3	3.3 Data Reception	473
21.3	3.4 Receive Error Handling	473
21.3	3.5 Modem Transfer	473
21.3	3.6 DMA Transfer	474
21.3	3.7 Slow IrDA Asynchronous Interface	474
21.3	3.8 For any frequency clock to use the UART	474
22 Ov	rerview	177
<i>ZZ</i>	CI VICW	711
22.1	Feature	477
22.2	Block	477
23 Da	ita flow	478
23.1	Input data	478
23.2	Output data	
23.3	Resize Coefficients LUT	
24 Re	gisters Descriptions	479
24.1	IPU Control Register	480
24.2	IPU Status Register	481
24.3	IPU address control register	482
24.4	Data Format Register	483
24.5	Input Y Data Address Register	484
24.6	Input U Data Address Register	484
24.7	Input V Data Address Register	485
24.8	Input Y physics table address	485
24.9	Input U physics table address	485
24.10	Input V physics table address	486
24.11	OUT physics table address	486
24.12	Input Y Data Address of next frame Register	486
24.13	Input U Data Address of next frame Register	487
24.14	Input V Data Address of next frame Register	487
24.15	Input Y physics table address of next frame	488

24.16	Input U physics table address of next frame	488
24.17	Input V physics table address of next frame	488
24.18	OUT physics table address of next frame	489
24.19	ADDRESS Mapping	489
24.20	Input Geometric Size Register	489
24.21	Input Y Data Line Stride Register	490
24.22	Input UV Data Line Stride Register	490
24.23	Output Frame Start Address Register	491
24.24	Output Data Address of next frame Register	491
24.25	Output Geometric Size Register	492
24.26	Output Data Line Stride Register	492
24.27	Resize Coefficients Table Index Register	493
24.28	CSC C0 Coefficient Register	493
24.29	CSC C1 Coefficient Register	494
24.30	CSC C2 Coefficient Register	494
24.31	CSC C3 Coefficient Register	495
24.32	CSC C4 Coefficient Register	495
24.33	Horizontal Resize Coefficients Look Up Table Register group	496
24.34	Vertical Resize Coefficients Look Up Table Register group	498
24.35	Calculation for Resized width and height	498
24.36	CSC Offset Parameter Register	499
25 IPU	Operation Flow	500
25.1 E	Data out to frame buffer	500
	Pata out to lcdc	
26 Ope	ration example	502
27 App	endix	505
A1. Res	izing size feature	505
A2. Cold	or convention feature	505
A3. YU\	//YCbCr to RGB CSC Equations	506
A4. Out	out data package format (RGB order)	506
A5. Sou	rce Data storing format in external memory (separated YUV Frame)	507

## **TABLES**

TABLE 2-1 THE XBURST® CPU CORE FEATURES	8
TABLE 3-1 EMC PIN DESCRIPTION	11
TABLE 3-2 PHYSICAL ADDRESS SPACE MAP	13
TABLE 3-3 DEFAULT CONFIGURATION OF EMC CHIP SELECT SIGNALS	13
TABLE 3-4 STATIC MEMORY INTERFACE REGISTERS	15
TABLE 3-5 NAND FLASH INTERFACE REGISTERS	30
Table 3-6 SDRAM Registers	35
Table 3-7 SDRAM Address Multiplexing (32-bit data width) *4	48
TABLE 3-8 SDRAM COMMAND ENCODING (NOTES: 1)	49
TABLE 3-9 SDRAM MODE REGISTER SETTING ADDRESS EXAMPLE (32-BIT)	69
TABLE 3-10 SDRAM MODE REGISTER SETTING ADDRESS EXAMPLE (16-BIT)	69
Table 3-11 Boot Configuration	书签。
Table 4-1 BCH Registers	76
Table 5-1 DMAC Registers	89
TABLE 5-2 TRANSFER REQUEST TYPES	93
TABLE 5-3 DETECTION INTERVAL LENGTH	97
TABLE 5-4 DESCRIPTOR STRUCTURE	103
TABLE 5-5 RELATIONSHIP AMONG DMA TRANSFER CONNECTION, REQUEST MODE AND TRANSFER MODE	108
Table 6-1 AHB Bus Arbiter Registers List	110
TABLE 6-2 AHB BUS MONITOR EVENTS	111
Table 6-3 AHB0 Master-ID	112
TABLE 7-1 CGU REGISTERS CONFIGURATION	119
TABLE 7-2 TYPICAL CL AND THE CORRESPONDING MAXIMUM ESR	130
TABLE 7-3 POWER/RESET MANAGEMENT CONTROLLER REGISTERS CONFIGURATION	132
TABLE 8-1 REGISTERS FOR REAL TIME CLOCK	141
Table 8-2 Registers for hibernating mode	141
Table 8-3 Clock select registers	155
Table 9-1 INTC Register	158
TABLE 10-1 PWM PINS DESCRIPTION	162
Table 13-1 GPIO Port A summary	193
Table 13-2 GPIO Registers	199
TABLE 14-1 LCD CONTROLLER PINS DESCRIPTION	217
TABLE 14-2 LCD CONTROLLER REGISTERS DESCRIPTION	225
TABLE 15-1 SLCD PINS DESCRIPTION	272
Table 16-1 AIC Pins Description	285
Table 16-2 AIC Registers Description	287
Table 16-3 Sample data bit relate to SDATA_IN/SDATA_OUT bit	316
TABLE 16-4 COLD AC '97 CODEC RESET TIMING PARAMETERS	319
TABLE 16-5 WARM AC '97 CODEC RESET TIMING PARAMETERS	320

## **TABLES**

TABLE 16-6 AUDIO SAMPLING RATE, BIT_CLK AND SYS_CLK FREQUENCIES	327
TABLE 16-7 BIT_CLK DIVIDER SETTING	328
TABLE 16-8 APPROXIMATE COMMON MULTIPLE OF SYS_CLK FOR ALL SAMPLE RATES	329
TABLE 16-9 CPM/AIC CLOCK DIVIDER SETTING FOR VARIOUS SAMPLING RATE IF PLL = 270.64MHz	329
TABLE 16-10 PLL PARAMETERS AND AUDIO SAMPLE ERRORS FOR EXCLK=12MHz	330
TABLE 17-1 CODEC SIGNAL IO PIN DESCRIPTION	333
TABLE 17-2 INTERNAL CODEC MAPPED REGISTERS DESCRIPTION (AIC REGISTERS)	335
TABLE 18-1 SADC PIN DESCRIPTION	384
TABLE 19-1 COMMAND TOKEN FORMAT	404
TABLE 19-2 MMC/SD DATA TOKEN FORMAT	404
TABLE 19-3 MMC/SD CONTROLLER REGISTERS DESCRIPTION	405
Table 19-4 Command Data Block Structure	423
TABLE 19-5 CARD STATUS DESCRIPTION	426
Table 19-6 SD Status Structure	429
TABLE 19-7 HOW TO STOP MULTIPLE BLOCK WRITE	438
TABLE 19-8 HOW TO STOP MULTIPLE BLOCK READ	439
TABLE 19-9 THE MAPPING BETWEEN COMMANDS AND STEPS	442
TABLE 20-1 SMART CARD CONTROLLER PINS DESCRIPTION	445
Table 20-2 I2C Registers Description	446
TABLE 21-1 UART PINS DESCRIPTION	
TABLE 21-2 UART REGISTERS DESCRIPTION	459
TABLE 21-3 UART INTERRUPT IDENTIFICATION REGISTER DESCRIPTION	463

## **FIGURES**

Figure 1-1 Jz4725B Diagram	2
FIGURE 3-1 PHYSICAL ADDRESS SPACE MAP	12
FIGURE 3-2 EXAMPLE OF 32-BIT DATA WIDTH SRAM CONNECTION	20
FIGURE 3-3 EXAMPLE OF 16-BIT DATA WIDTH SRAM CONNECTION	21
FIGURE 3-4 EXAMPLE OF 8-BIT DATA WIDTH SRAM CONNECTION	21
FIGURE 3-5 BASIC TIMING OF NORMAL MEMORY READ	23
FIGURE 3-6 BASIC TIMING OF NORMAL MEMORY WRITE	23
FIGURE 3-7 NORMAL MEMORY READ TIMING WITH WAIT (SOFTWARE WAIT ONLY)	24
FIGURE 3-8 NORMAL MEMORY WRITE TIMING WITH WAIT (SOFTWARE WAIT ONLY)	24
FIGURE 3-9 NORMAL MEMORY READ TIMING WITH WAIT (WAIT CYCLE INSERTION BY WAIT# PIN)	25
FIGURE 3-10 EXAMPLE OF 32-BIT DATA WIDTH BYTE CONTROL SRAM CONNECTION	26
FIGURE 3-11 BYTE CONTROL SRAM READ TIMING	27
FIGURE 3-12 BYTE CONTROL SRAM WRITE TIMING	28
Figure 3-13 Burst ROM Read Timing (Software Wait Only)	29
FIGURE 3-14 STRUCTURE OF NAND FLASH BOOT LOADER	31
FIGURE 3-15 STATIC BANK 2 PARTITION WHEN NAND FLASH IS USED (AN EXAMPLE)	32
FIGURE 3-16 EXAMPLE OF 8-BIT NAND FLASH CONNECTION	33
FIGURE 3-17 SYNCHRONOUS DRAM MODE REGISTER CONFIGURATION	40
FIGURE 3-18 EXAMPLE OF SYNCHRONOUS DRAM CHIP CONNECTION (1)	
FIGURE 3-19 EXAMPLE OF SYNCHRONOUS DRAM CHIP CONNECTION (2)	46
FIGURE 3-20 SYNCHRONOUS DRAM 4-BEAT BURST READ TIMING (DIFFERENT ROW)	
FIGURE 3-21 SYNCHRONOUS DRAM 4-BEAT BURST READ TIMING (SAME ROW)	53
FIGURE 3-22 SYNCHRONOUS DRAM 4-BEAT BURST WRITE TIMING (DIFFERENT ROW)	54
FIGURE 3-23 SYNCHRONOUS DRAM 4-BEAT BURST WRITE TIMING (SAME ROW)	55
FIGURE 3-24 SYNCHRONOUS DRAM 8-BEAT BURST READ TIMING (DIFFERENT ROW)	56
FIGURE 3-25 SYNCHRONOUS DRAM 8-BEAT BURST READ TIMING (SAME ROW)	57
FIGURE 3-26 SYNCHRONOUS DRAM 8-BEAT BURST WRITE TIMING (SAME ROW)	58
FIGURE 3-27 SYNCHRONOUS DRAM 8-BEAT BURST WRITE TIMING (DIFFERENT ROW)	59
FIGURE 3-28 SYNCHRONOUS DRAM SINGLE READ TIMING (DIFFERENT ROW)	60
FIGURE 3-29 SYNCHRONOUS DRAM SINGLE READ TIMING (SAME ROW)	61
FIGURE 3-30 SYNCHRONOUS DRAM SINGLE WRITE TIMING (DIFFERENT ROW)	62
FIGURE 3-31 SYNCHRONOUS DRAM SINGLE WRITE TIMING (SAME ROW)	63
FIGURE 3-32 SDRAM POWER-DOWN MODE TIMING (CKO STOPPED)	64
FIGURE 3-33 SDRAM POWER-DOWN MODE TIMING (CLOCK SUPPLIED)	
FIGURE 3-34 SYNCHRONOUS DRAM AUTO-REFRESH OPERATION	65
FIGURE 3-35 SYNCHRONOUS DRAM AUTO-REFRESH TIMING	
FIGURE 3-36 SYNCHRONOUS DRAM SELF-REFRESH TIMING	
FIGURE 3-37 SDRAM MODE REGISTER WRITE TIMING 1 (PRE-CHARGE ALL BANKS)	
FIGURE 3-38 SDRAM MODE REGISTER WRITE TIMING 2 (MODE REGISTER SET)	
Figure 5-1 Descriptor Transfer Flow	105

## **FIGURES**

FIGURE 5-2 EXAMPLE FOR STRIDE ADDRESS TRANSFER	105
FIGURE 7-1 BLOCK DIAGRAM OF PLL	127
FIGURE 7-2. OSCILLATING CIRCUIT FOR FUNDAMENTAL MODE	130
FIGURE 8-1 RTC CLOCK SELECTION PATH	156
FIGURE 14-1 BLOCK DIAGRAM WHEN USE OSD MODE	218
FIGURE 14-2 GENERAL 16-BIT AND 18-BIT TFT LCD TIMING	253
FIGURE 16-1 AIC BLOCK DIAGRAM	283
FIGURE 16-2 INTERFACE TO AN EXTERNAL AC'97 CODEC DIAGRAM	284
FIGURE 16-3 INTERFACE TO AN EXTERNAL MASTER MODE I2S/MSB-JUSTIFIED CODEC DIAGRAM	284
FIGURE 16-4 INTERFACE TO AN EXTERNAL SLAVE MODE I2S/MSB-JUSTIFIED CODEC DIAGRAM	284
FIGURE 16-5 AC-LINK AUDIO FRAME FORMAT	313
FIGURE 16-6 AC-LINK TAG PHASE, SLOT 0 FORMAT	313
FIGURE 16-7 AC-LINK DATA PHASES, SLOT 1 ~ SLOT 12 FORMAT	313
Figure 16-8 I2S data format	314
FIGURE 16-9 MSB-JUSTIFIED DATA FORMAT	314
FIGURE 16-10 COLD AC '97 CODEC RESET TIMING	319
FIGURE 16-11 WARM AC '97 CODEC RESET TIMING	320
FIGURE 16-12 TRANSMITTING/RECEIVING FIFO ACCESS VIA APB BUS	324
FIGURE 16-13 SYS_CLK, BIT_CLK AND SYNC GENERATION SCHEME	328
FIGURE 17-1 CODEC BLOCK DIAGRAM	334
FIGURE 17-2 INTERNAL CODEC WORKS WITH AIC	334
FIGURE 17-3 GOI VALUES	361
Figure 17-4 GO values	363
FIGURE 17-5 RAMP UP	366
FIGURE 17-6 AGC FUNCTION BLOCK DIAGRAM	367
FIGURE 17-7 AGC ADJUSTING WAVES	368
Figure 17-8 AGC adjust areas	369
Figure 17-9 CODEC Power Diagram	370
FIGURE 17-10 GAIN UP AND GAIN DOWN SEQUENCE	372
FIGURE 17-11 START UP SEQUENCE	375
Figure 17-12 Shutdown sequence	377
FIGURE 17-13 CAPACITOR-LESS CONNECTION	379
FIGURE 17-14 CAPACITOR-COUPLED CONNECTION	380
FIGURE 17-15 MIC CONNECTION WITH MICBIAS	380
FIGURE 17-16 MIC CONNECTION WITH EXTERNAL V <sub>MICBIAS</sub>	381
Figure 17-17 Ground distributing	382
FIGURE 17-18 THE BOTTOM CORNER OF CHIP PCB LAYER	383
Figure 18-1 6x5 keypad circuit	398
FIGURE 18-2 WAIT FOR PEN-DOWN (C=1100) CIRCUIT.	399
FIGURE 18-3 MEASURE X-POSITION (C=0010) CIRCUIT	400
FIGURE 18-4 MEASURE Y-POSITION (C=0011) CIRCUIT	400
FIGURE 19-1 MMC/SD CE-ATA CONTROLLER BLOCK DIAGRAM	403
FIGURE 20-1 I2C-BUS PROTOCOL	449

Figure 20-2 I <sup>2</sup> C-bus Protocol (cont.)	. 449
Figure 20-3 Normal 7 Bit Address after START Condition	. 450
FIGURE 20-4 GENERAL CALL ADDRESS AFTER START CONDITION	. 451
FIGURE 20-5 START BYTE AFTER START CONDITION	. 451
Figure 20-6 A Master-Transmitter Addresses a Slave Receiver with a 7-Bit Address	. 452
Figure 20-7 A Master Reads the Slave Immediately after the First Byte (Master-Receiver)	. 453
Figure 20-8 I2C Initialization	. 454
FIGURE 20-9 I2C WRITE OPERATION FLOWCHART	. 455
FIGURE 20-10 I2C READ OPERATION FLOWCHART	. 456
FIGURE 20-11 READ OPERATION FLOWCHART (CONT.)	. 457



## 1 Overview

Jz4725B is a cost effective SOC solution for multimedia rich and mobile devices like video MP3, MP4 and PMP like products.

At the heart of Jz4725B is XBurst CPU core. XBurst is an industry leading microprocessor core which delivers superior high performance and best-in-class low power consumption.

The SIMD instruction set implemented by XBurst core, in together with the video post processing unit, provides RMVB, MPEG-1/2/4 decoding capability up to D1 resolution.

The memory interface of Jz4725B supports a variety of memory types that allow flexible design requirements, including glueless connection to SLC NAND flash memory and 4-bit/8-bit/12-bit ECC MLC NAND flash memory for cost sensitive applications.

On-chip modules such as LCD controller, audio CODEC, SAR-ADC and AC97/I2S controller offer designers a rich suite of peripherals for multimedia application.

On-chip modules such as LCD controller, audio CODEC, 2-channel SAR-ADC and AC97/I2S controller offer designers a rich suite of peripherals for multimedia application. Other peripherals such as I2C, UART, USB 2.0 device controller, MMC/SD/SDIO host controller and general system resources provide enough computing and connectivity capability for many applications.



## 1.1 Block Diagram




Figure 1-1 Jz4725B Diagram



#### 1.2 Features

#### 1.2.1 **CPU** core

•	XBurst	CPI	J

- XBurst<sup>®</sup> RISC instruction set to support Linux and WinCE
- XBurst<sup>®</sup> SIMD instruction set to support multimedia acceleration
- XBurst<sup>®</sup> 8-stage pipeline micro-architecture up to 360MHz
- MMU
  - 32-entry dual-pages joint-TLB
  - 4 entry Instruction TLB
  - 4 entry data TLB
- L1 Cache
  - 16K instruction cache
  - 16K data cache
- Hardware debug support through JTAG interface

#### 1.2.2 Multimedia support

- Video post processor
  - Video frame resize
  - Color space conversion: 420/444/422 YUV to RGB convert

#### 1.2.3 Memory sub-system

- NAND Flash interface
  - Support 4-bit/8-bit/12-bit MLC NAND as well as SLC NAND
  - Support all 8-bit/16-bit NAND Flash devices regardless of density and organization
  - Support automatic boot up from NAND Flash devices
- Synchronous DRAM Interface
  - Standard SDRAM and Mobile SDRAM
  - 1 banks with programmable size and base address
  - 16-bit data bus width
  - Multiplexes row/column addresses according to SDRAM capacity
  - Two-bank or four-bank SDRAM is supported
  - Supports auto-refresh and self-refresh functions
  - Supports power-down mode to minimize the power consumption of SDRAM
  - Supports page mode
  - 1 Chip selects
- Direct Memory Access Controller
  - Six independent DMA channels
  - Descriptor supported
  - Transfer data units: 8-bit, 16-bit, 32-bit, 16-byte or 32-byte
  - Transfer requests can be: auto-request within DMA; and on-chip peripheral module



#### request

- Interrupt on transfer completion or transfer error
- Supports two transfer modes: single mode or block mode
- External DMA supported
- 4kB Boot ROM memory
- The Jz4725B processor system supports little endian only

#### 1.2.4 Clock generation and power management

- On-chip oscillator circuit for an 32768Hz clock and an 12MHz clock
- On-chip phase-locked loops (PLL) with programmable multiple-ratio. Internal counter are used to ensure PLL stabilize time
- PLL on/off is programmable by software
- ICLK, PCLK, SCLK, MCLK and LCLK frequency can be changed separately for software by setting division ratio
- Supports six low-power modes and function: NORMAL mode; DOZE mode; IDLE mode; SLEEP mode; HIBERNATE mode; and MODULE-STOP function.

#### 1.2.5 Audio/Video Interface

- AC97/I2S controller
  - Supports 8, 16, 18, 20 and 24 bit for sample for AC-link and I2S/MSB-Justified format
  - DMA transfer mode support
  - Support variable sample rate mode for AC-link format
  - Power down mode and two wake-up mode support for AC-link format
  - Programmable Interrupt function support
  - Support the on-chip CODEC
- On-chip audio CODEC
  - 24-bit DAC, SNR: 90dB
  - 24-bit ADC, SNR: 85dB
  - Sample rate: 8/9.6/11.025/12/16/22.05/24/32/44.1/48/96kHz
  - L/R channels line input
  - MIC input
  - L/R channels headphone output amplifier support up to 16ohm load
  - Capacitor-coupled or capacitor-less
- LCD controller
  - Single-panel display in active mode, and single- or dual-panel displays in passive mode
  - 2, 4, 16 grayscales and up to 4096 colors in STN mode
  - 2, 4, 16, 256, 4K, 32K, 64K, 256K and 16M colors in TFT mode
  - 24-bit data bus
  - Support 1,2,4,8 pins STN panel, 16bit, 18bit TFT and 8bit I/F TFT
  - Display size up to  $1280 \times 1024$  pixels



- 256×16 bits internal palette RAM
- Support ITU601/656 data format
- Support smart LCD (SRAM-like interface LCD module)
- Support delta RGB
- One single color background and two foreground OSD

#### 1.2.6 On-chip peripherals

- General-Purpose I/O ports
  - Total 84 GPIOs.
    - Each pin can be configured as general-purpose input or output or multiplexed with internal chip functions
  - Each pin can act as a interrupt source and has configurable rising/falling edge or high/low level detect manner, and can be masked independently
  - Each pin can be configured as open-drain when output
  - Each pin can be configured as internal resistor pull-up
- RTC (Real Time Clock)
  - 32-bit second counter
  - 1Hz from 32768hz
  - Alarm interrupt
  - Independent power
  - A 32-bits scratch register used to indicate whether power down happens for RTC power
- Interrupt controller
  - Total 32 maskable interrupt sources from on-chip peripherals and external request through GPIO ports
    - Interrupt source and pending registers for software handling
  - Unmasked interrupts can wake up the chip in sleep or standby mode
- OS Timer
  - One channel
    - 32-bit counter and 32-bit compare register
  - Support interrupt generation when the counter matches the compare register
  - Three clock sources: RTCLK (real time clock), EXCLK (external clock input), PCLK (APB Bus clock) selected with 1, 4, 16, 64, 256 and 1024 clock dividing selected
- Timer and counter unit with PWM output
  - Provide five separate channels
    - 16-bit A counter and 16-bit B counter with auto-reload function every channel
  - Support interrupt generation when the A counter underflows
  - Three clock sources: RTCLK (real time clock), EXCLK (external clock input), PCLK (APB Bus clock) selected with 1, 4, 16, 64, 256 and 1024 clock dividing selected
  - Six PWM outputs
- Watchdog timer
  - 16-bit counter in RTC clock with 1, 4, 16, 64, 256 and 1024 clock dividing selected
  - Generate power-on reset



	I2C bus interface
_	Only supports single master mode
_	Supports I2C standard-mode and F/S-mode up to 400 kHz
_	Double-buffered for receiver and transmitter
_	Supports general call address and START byte format after START condition
	UART
_	5, 6, 7 or 8 data bit operation with 1 or 1.5 or 2 stop bits, programmable parity (even,
	odd, or none)
_	32x8bit FIFO for transmit and 32x11bit FIFO for receive data
_	Interrupt support for transmit, receive (data ready or timeout), and line status
_	Supports DMA transfer mode
_	Provide complete serial port signal for modem control functions
_	Support slow infrared asynchronous interface (IrDA)
_	IrDA function up to 115200bps baudrate
_	UART function up to 3.7Mbps baudrate
_	Hardware flow control
_	Only the TxD (transmit data) pin is available
	USB 2.0 device interface
_	Compliant with USB protocol revision 2.0
_	High speed and full speed supported
_	Embedded USB 2.0 PHY
	Two MMC/SD/SDIO controllers (MSC0, MSC1)
_	Support automatic boot up from MSC0
_	4-bit data bus on MSC0, 1-bit data bus on MSC1
_	Compliant with "The MultiMediaCard System Specification version 4.2"
_	Compliant with "SD Memory Card Specification version 2.0" and "SDIO Card
	Specification version 1.0" with 1 command channel and 4 data channels
_	Up to 320 Mbps data rate on MSC0, 80Mbps data rate on MSC1
_	Supports up to 10 cards (including one SD card)
-	Maskable hardware interrupt for SD I/O interrupt, internal status, and FIFO status
	SADC
_	12-bit, 2Mbps, SNR@500kHz is 61dB, THD@500kHz is -71dB

Battery voltage input 1 generic input channel



## 1.3 Characteristic

Item	Characteristic
Process Technology	0.16um CMOS
Power supply voltage	I/O: 3.3 ± 0.3V
	Core: 1.8 ± 0.2
Package	LQFP 128, 14mm x 14mm x 1.4mm, 0.4mm pitch
Operating frequency	360MHz



## 2 CPU Core

At the heart of the chip, there is a XBurst<sup>®</sup> CPU processor core. XBurst<sup>®</sup> CPU adopts a brand new micro-architecture which provides superior performance and power consumption than existent industry cores. Detailed description of XBurst<sup>®</sup> CPU core is specified in document titled "XBurst<sup>®</sup> Microprocessor Core User Manual"

Key features of the XBurst<sup>®</sup> CPU core implemented in this chip are as following:

Table 2-1 The XBurst® CPU Core Features

Item	Features	
RISC ISA	Industry standard Instruction set architecture	
	32 32-bit general purpose registers	
Ingenic Media ISA	Implement 114 SIMD like instructions for multimedia acceleration	
	See document "JZ SIMD Instruction Set"	
Ingenic Floating Point ISA	Not implemented	
Multiply-Divide Unit	Maximum issue rate of one 32x16 multiply every clock	
(MDU)	Maximum issue rate of one 32x32 multiply every other clock	
	Minimum 2 clock cycle, maximum 34 clock cycles for division	
Memory Manager Unit	4 G-Bytes of address space	
(MMU)	32/16 dual-entry full associative joint TLB plus 4 dual-entry ITLB and 4	
	dual-entry DTLB respectively	
	7 different page size from 4Kb to 16MB supported in any entry	
	Support entry lock	
	Space identifier ASID: 8 bits	
Data Cache	Physically-indexed, physically-tagged	
	4 way, 8-word line, alterable size: 4K, 8K, 16K bytes	
	LRU replacement algorithm	
	Write-back, write-through	
	16-word depth write buffer	
Instruction Cache	Physically-indexed, physically-tagged	
	4 way, 8-word line, alterable size: 4K, 8K, 16K bytes	
	LRU replacement algorithm	
Debug&JTAG	JTAG interface to host machine	
	ACC mode to accelerate JTAG memory access	
	Two instruction and one data breakpoints	
Branch Target Buffer	Virtally-tagged	
(BTB)	Up to 64 entry direct mapped	
	2-bit branch history maintained	
Bus Interface	compliance with AHB protocol	



Tightly coupled sharing	Not include
memory (TCSM)	
Dedicated DDMA	Not include



## 3 External Memory Controller

#### 3.1 Overview

The External Memory Controller (EMC) divides the off-chip memory space and outputs control signals complying with specifications of various types of memory and bus interfaces. It enables the connection of static memory, NAND flash memory, synchronous DRAM, etc., to this processor.

#### Static memory interface

- Direct interface to ROM, Burst ROM, SRAM and NOR Flash.
- Support 4 external chip selection CS4~1#. Each bank can be configured separately.
- The size and base address of static memory banks are programmable.
- Output of control signals allowing direct connection of memory to each bank. Write strobe setup time and hold time periods can be inserted in an access cycle to enable connection to low-speed memory
- Wait state insertion can be controlled by program.
- Wait insertion by WAIT pin.
- Automatic wait cycle insertion to prevent data bus collisions in case of consecutive memory accesses to different banks, or a read access followed by a write access to the same bank

#### NAND flash interface

- Support on CS4~CS1, sharing with static memory bank4~bank1.
- Support most types of NAND flashes, including 8-bit and 16-bit bus width, 512B and 2KB page size. For 512B page size, 3 and 4 address cycles are supported. For 2KB page size, 4 and 5 address cycles are supported.
- Support read/erase/program NAND flash memory.
- Support boot from NAND flash.

#### SDRAM Interface

- Support 2 chip selection DCS0# and DCS1#.
- Support both 32-bit and 16-bit bus width.
- Support both two-bank and four-bank type SDRAM.
- Support burst operation.
- Support both auto-refresh and self-refresh functions.
- The size and base address of each bank is configurable.
- Multiplexes row/column addresses according to SDRAM capacity
- Controls timing of SDRAM direct-connection control signals according to register setting
- Supports power-down mode to minimize the power consumption of SDRAM
- Support page mode



## 3.2 Pin Description

Following table list the EMC pins.

**Table 3-1 EMC Pin Description** 

Pin Name	I/O	Signal	Description			
Data Bus	I/O	D31 – D0	Data I/O			
Address bus	0	A25-A0	Address output			
Static chip	0	CS4~1#	Chip select signal that indicates the static bank being			
select 4 ~ 1			accessed			
SDRAM chip	0	DCS0#	Chip select signal that indicates the SDRAM bank being			
select			accessed			
SDRAM chip	0	DCS1#	Chip select signal that indicates the SDRAM bank being			
select			accessed			
Read enable	0	RD#/	For Static memory read enable signal			
Write enable	0	WE# /	Static memory write enable signal			
Column	0	CAS#	SDRAM column address strobe signal			
address strobe		DAC#	CDDAM row address strate sizes!			
Row address strobe	0	RAS#	SDRAM row address strobe signal			
Read/write	0	RD/WR#	Data bus direction designation signal			
Tread, Write		ND/WIGH	Also used as SDRAM write enable signal			
Byte enable 0	0	WE0# /	For non-byte-control static memory , D7-0 write enable			
,			signal,			
		BE0# /	For byte-control static memory , D7-0 selection signal			
		DQM0 /	For SDRAM, D7–D0 selection signal			
Byte enable 1	0	WE1# /	For non-byte-control static memory , D15-8 write enable signal			
		BE1#/	For byte-control static memory , D15-8 selection signal			
		DQM1/	For SDRAM, D15–D8 selection signal			
Byte enable 2	0	WE2# /	For non-byte-control static memory, D23-16 write enable signal			
		BE2# /	For byte-control static memory, D23-16 selection signal			
		DQM2 /	For SDRAM , D23–D16 selection signal			
Byte enable 3	0	WE3# /	For static memory , D31-24 write enable signal			
		BE3# /	For byte-control static memory , D31-24 selection signal			
		DQM3	For SDRAM, D31–D24 selection signal.			
SDRAM Clock	0	CKE	Enable the SDRAM clock			
enable		CKO	CDDAM clock			
SDRAM Clock	0	CKO	SDRAM clock			
Wait	1	Wait# /	External wait state request signal for memory-like devices			
NAND flash	0	FRE#	NAND flash read enable signal			
read enable						
NAND flash	0	FWE#	NAND flash write enable signal			
write enable						
NAND flash	I	FRB#	Indicates NAND flash is ready or busy (When Nand flash			
ready/busy			boot, GPC30 is used as FRB# of CS1#)			



## 3.3 Physical Address Space Map

Both virtual spaces and physical spaces are 32-bit wide in this architecture. Virtual addresses are translated by MMU into physical address which is further divided into several partitions for static memory, SDRAM, and internal I/O.




Figure 3-1 Physical Address Space Map



**Table 3-2 Physical Address Space Map** 

Start Address	End Address	Connectable Memory	Capacity
H'0000 0000	H'07FF FFF	SDRAM space	128 MB
H'0800 0000	H'0FFF FFFF	Static memory space	128 MB
H'1000 0000	H'13FF FFFF	Internal I/O space	64 MB
H'1400 0000	H'1BFF FFFF	Static memory space	128MB
H'1C00 0000	H'1FBF FFFF	Un-used	60MB
H'1FC0 0000	H'1FC0 1FFF	On-chip boot ROM	8KB
H'1FC0 1000	H'1FFF FFFF	Un-used	4095KB
H'2000 0000	H'BFFF FFFF	SDRAM space	2944 MB
H'D000 0000	H'FFFF FFFF	Reserved space	512 MB

The base address and size of each memory banks are configurable. Software can re-configure these memory banks according to the actual connected memories. Following table lists the default configuration after reset.

**Table 3-3 Default Configuration of EMC Chip Select Signals** 

Chip-Selec	Connected Memory	Capacit	Memory	Start	End Address
t Signal		у	Width *1	Address	
CS1#	Static memory bank 1	8 MB	8, 16, 32	H'1800 0000	H'1BFF FFFF
CS2#	Static memory bank 2	8 MB	8, 16, 32	H'1400 0000	H'17FFFFFF
CS3#	Static memory bank 3	8 MB	8, 16, 32	H'0C00 0000	H'0FFF FFFF
CS4#	Static memory bank 4	8 MB	8, 16, 32	H'0800 0000	H'0BFF FFFF
DCS0# <sup>*3</sup>	SDRAM bank	128 MB	16, 32	H'2000 0000	H'27FF FFFF
DCS1#*3	SDRAM bank	128 MB	16, 32	H'2800 0000	H'2FFF FFFF

### Notes:

- 1) Data width of static memory banks can be configured to 8, 16 or 32 bits by software.
- 2) The 8KB address space from H'1FC00000 to H'1FC01FFF in bank 0 is mapped to on-chip boot ROM. The other memory spaces in bank 0 are not used.
- 3) To support large SDRAM space, EMC re-maps the physical address H'00000000-H07FFFFF to H'20000000-H'27FFFFF. Software must configure the SDRAM base address by the re-mapped address.



#### 3.4 Static Memory Interface

The static memory controller provides a glueless interface to SRAM's, ROMs (PROMs/EPROMs/FLASH), dual port memory, IO devices, and many other peripherals devices. It can directly control up to 4 devices using four chip select lines. Additional devices may be supported through external decoding of the address bus. The Device Controller shares the data and address busses with the SDRAM controller. Thus, only one memory subsection (SDRAM, memory, or IO) can be active at any time.

Each chip select can directly access memory or IO devices that are 8-bits, 16-bits, or 32-bits wide. Each device connected to a chip select line has 2 associated registers that control its operation and the access timing to the external device. The Static Memory Control Register SMCRn specifies various configurations for the device. The Static Memory Address Configuration Register SACRn specifies the base address and size for each device, enabling any device to be located anywhere in the physical address range.

The static memory interface includes the following signals:

- Four chip selects, CS4~1#
- Twenty-six address signals, A25-A0
- One read enable, RD#
- One write enable, WE#
- Four byte enable, BE3~1#
- One wait pin, WAIT#

The SMT field in SMCRn registers specifies the type of memory and BW field specifies the bus width. BOOT\_SEL[1:0] pin defines whether system boot from Nor or Nand flash and the page size when boot from Nand flash.




# 3.4.1 Register Description

**Table 3-4 Static Memory Interface Registers** 

Name	Description	RW	Reset Value	Address	Access Width
SMCR1	Static memory control register 1	RW	0x0FFF7700	0x13010014	32
SMCR2	Static memory control register 2	RW	0x0FFF7700	0x13010018	32
SMCR3	Static memory control register 3	RW	0x0FFF7700	0x1301001C	32
SMCR4	Static memory control register 4	RW	0x0FFF7700	0x13010020	32
SACR1	Static memory bank 1 address configuration register	RW	0x000018FC	0x13010034	32
SACR2	Static memory bank 2 address configuration register	RW	0x000016FE	0x13010038	32
SACR3	Static memory bank 3 address configuration register	RW	0x000014FE	0x1301003C	32
SACR4	Static memory bank 4 address configuration register	RW	0x00000CFC	0x13010040	32

# 3.4.1.1 Static Memory Control Register (SMCR1~4)

SMCR1~4 are 32-bit read/write registers that contain control bits for static memory. On reset, SMCR1~4 are initialized to 0x0FFF7700.



Bits	Name	Description	RW
31:28	Reserved	Writes to these bits have no effect and always read as 0.	R
27:24	STRV	Static Memory Recovery Time: Its value is the number of idle cycles	RW
		(0~15 cycles) inserted between bus cycles when switching from one bank	
		to another bank or between a read access to a write access in the same	
		bank. Its initial value is 0xF (15 cycles).	
23:20	TAW	Access Wait Time: For normal memory, these bits specify the number of	RW
		wait cycles to be inserted in read strobe time. For burst ROM, these bits	
		specify the number of wait cycles to be inserted in first data read strobe	
		time.	



		TAW3~0	Wait cycle	Wait# Pin					
		0000	0 cycle	Ignored					
		0001	1 cycle	Enabled					
		0010	2 cycles	Enabled					
		0011	3 cycles	Enabled					
		0100	4 cycles	Enabled					
		0101	5 cycles	Enabled					
		0110	6 cycles	Enabled					
		0111	7 cycles	Enabled					
		1000	8 cycles	Enabled					
		1001	9 cycles	Enabled					
		1010	10 cycles	Enabled					
		1011	12 cycles	Enabled					
		1100	15 cycles	Enabled					
		1101	20 cycles	Enabled					
		1110	25 cycles	Enabled					
		1111	31 cycles	Enabled (Initial Value)					
19:16	TBP	Burst Pitch	Time: For bur	st ROM, these bits specify the number of wait	RW				
		cycles to be i	nserted in sub	sequent access. For normal memory, these					
		bits specify th	oits specify the number of wait cycles to be inserted in write strobe time.						
		TBP3~0	Wait cycle	Wait# Pin					
		0000	0 cycle	Ignord					
		0001	1 cycle	Enabled					
		0010	2 cycles	Enabled					
		0011	3 cycles	Enabled					
		0100	4 cycles	Enabled					
		0101	5 cycles	Enabled					
		0110	6 cycles	Enabled					
		0111	7 cycles	Enabled					
		1000	8 cycles	Enabled					
		1001	9 cycles	Enabled					
		1010	10 cycles	Enabled					
		1011	12 cycles	Enabled					
		1100	15 cycles	Enabled					
		1101	20 cycles	Enabled					
		1110	25 cycles	Enabled					
		1111	31 cycles	Enabled (Initial Value)					
15	Reserved	Writes to the	se bits have n	o effect and always read as 0.	R				
14:12	TAH	Address Ho	ld Time: Thes	se bits specify the number of wait cycles to be	RW				
		inserted from	negation of re	ead/write strobe to address.					
		TAH2~0	Wait cycle						
		000	0 cycle						
		001	1 cycle						



	1	1				
		010	2 cycles			
		011	3 cycles			
		100	4 cycles			
		101	5 cycles			
		110	6 cycles			
		111	7 cycles (Initial Value)			
11	Reserved	Writes to the	se bits have no effect and always read as 0.	R		
10:8	TAS	Address Set	<b>up Time:</b> These bits specify the number of wait cycles (0~7	RW		
		cycles) to be	inserted from address to assertion of read/write strobe.			
		TAS2~0	Wait cycle			
		000	0 cycle			
		001	1 cycle			
		010	2 cycles			
		011	3 cycles			
		100	4 cycles			
		101	5 cycles			
		110	6 cycles			
		111	7 cycles (Initial Value)			
7:6	BW		These bits specify the bus width. this filed is writeable and	RW		
			to 0 by a reset.			
			Bus Width			
		00	8 bits (Initial Value)			
		01	16 bits			
		10	32 bits			
		11	Reserved			
5:4			1.1.	_		
∪. <del>-</del>	Reserved	Writes to the	Vrites to these bits have no effect and always read as 0.			
	Reserved BCM		·	R RW		
3		SRAM Byte	Control Mode (BCM): When SRAM is connected; this bit			
		SRAM Byte specifies the	Control Mode (BCM): When SRAM is connected; this bit type of SRAM. This bit is only valid when SMT is set to 0.			
		SRAM Byte	Control Mode (BCM): When SRAM is connected; this bit type of SRAM. This bit is only valid when SMT is set to 0.  Description			
		specifies the BCM	Control Mode (BCM): When SRAM is connected; this bit type of SRAM. This bit is only valid when SMT is set to 0.  Description  SRAM is set to normal mode (Initial Value)			
3	BCM	specifies the BCM 0 1	Control Mode (BCM): When SRAM is connected; this bit type of SRAM. This bit is only valid when SMT is set to 0.  Description  SRAM is set to normal mode (Initial Value)  SRAM is set to byte control mode			
		specifies the BCM 0 1 Burst Lengt	Control Mode (BCM): When SRAM is connected; this bit type of SRAM. This bit is only valid when SMT is set to 0.  Description  SRAM is set to normal mode (Initial Value)  SRAM is set to byte control mode  h (BL1, BL0): When Burst ROM is connected; these bits			
3	BCM	specifies the BCM 0 1 Burst Lengt specify the ne	Control Mode (BCM): When SRAM is connected; this bit type of SRAM. This bit is only valid when SMT is set to 0.  Description  SRAM is set to normal mode (Initial Value)  SRAM is set to byte control mode  h (BL1, BL0): When Burst ROM is connected; these bits umber of burst in an access. These bits are only valid when			
3	BCM	specifies the BCM 0 1 Burst Lengt specify the ni SMT is set to	Control Mode (BCM): When SRAM is connected; this bit type of SRAM. This bit is only valid when SMT is set to 0.  Description  SRAM is set to normal mode (Initial Value)  SRAM is set to byte control mode  h (BL1, BL0): When Burst ROM is connected; these bits umber of burst in an access. These bits are only valid when 1.			
3	BCM	specifies the BCM 0 1 Burst Lengt specify the ni SMT is set to BL1~0	Control Mode (BCM): When SRAM is connected; this bit type of SRAM. This bit is only valid when SMT is set to 0.  Description  SRAM is set to normal mode (Initial Value)  SRAM is set to byte control mode  h (BL1, BL0): When Burst ROM is connected; these bits umber of burst in an access. These bits are only valid when 1.  Burst Length			
3	BCM	specifies the BCM 0 1 Burst Lengt specify the ni SMT is set to	Control Mode (BCM): When SRAM is connected; this bit type of SRAM. This bit is only valid when SMT is set to 0.  Description  SRAM is set to normal mode (Initial Value)  SRAM is set to byte control mode  h (BL1, BL0): When Burst ROM is connected; these bits umber of burst in an access. These bits are only valid when 1.  Burst Length  4 consecutive accesses. Can be used with 8-, 16-, or			
3	BCM	specifies the BCM 0 1 Burst Lengt specify the notes that the second seco	Control Mode (BCM): When SRAM is connected; this bit type of SRAM. This bit is only valid when SMT is set to 0.  Description  SRAM is set to normal mode (Initial Value)  SRAM is set to byte control mode  h (BL1, BL0): When Burst ROM is connected; these bits umber of burst in an access. These bits are only valid when 1.  Burst Length  4 consecutive accesses. Can be used with 8-, 16-, or 32-bit bus width (Initial Value).			
3	BCM	specifies the BCM 0 1 Burst Lengt specify the ni SMT is set to BL1~0	Control Mode (BCM): When SRAM is connected; this bit type of SRAM. This bit is only valid when SMT is set to 0.  Description  SRAM is set to normal mode (Initial Value)  SRAM is set to byte control mode  h (BL1, BL0): When Burst ROM is connected; these bits umber of burst in an access. These bits are only valid when 1.  Burst Length  4 consecutive accesses. Can be used with 8-, 16-, or 32-bit bus width (Initial Value).  8 consecutive accesses. Can be used with 8-, 16-, or			
3	BCM	SRAM Byte of specifies the BCM 0 1  Burst Length specify the not SMT is set to BL1~0 00	Control Mode (BCM): When SRAM is connected; this bit type of SRAM. This bit is only valid when SMT is set to 0.  Description  SRAM is set to normal mode (Initial Value)  SRAM is set to byte control mode  h (BL1, BL0): When Burst ROM is connected; these bits umber of burst in an access. These bits are only valid when 1.  Burst Length  4 consecutive accesses. Can be used with 8-, 16-, or 32-bit bus width (Initial Value).  8 consecutive accesses. Can be used with 8-, 16-, or 32-bit bus width			
3	BCM	specifies the BCM 0 1 Burst Lengt specify the notes that the second seco	Control Mode (BCM): When SRAM is connected; this bit type of SRAM. This bit is only valid when SMT is set to 0.  Description  SRAM is set to normal mode (Initial Value)  SRAM is set to byte control mode  h (BL1, BL0): When Burst ROM is connected; these bits umber of burst in an access. These bits are only valid when 1.  Burst Length  4 consecutive accesses. Can be used with 8-, 16-, or 32-bit bus width (Initial Value).  8 consecutive accesses. Can be used with 8-, 16-, or 32-bit bus width  16 consecutive accesses. Can only be used with 8- or			
3	BCM	SRAM Byte of specifies the BCM 0 1  Burst Length specify the not SMT is set to BL1~0 00	Control Mode (BCM): When SRAM is connected; this bit type of SRAM. This bit is only valid when SMT is set to 0.  Description  SRAM is set to normal mode (Initial Value)  SRAM is set to byte control mode  h (BL1, BL0): When Burst ROM is connected; these bits umber of burst in an access. These bits are only valid when 1.  Burst Length  4 consecutive accesses. Can be used with 8-, 16-, or 32-bit bus width (Initial Value).  8 consecutive accesses. Can be used with 8-, 16-, or 32-bit bus width			



0	SMT	Static Memo	tatic Memory Type (SMT): This bit specifies the type of static memory.					
		SMT	Description					
		0	Normal Memory (Initial Value)					
		1	Burst ROM					



### 3.4.1.2 Static Bank Address Configuration Register (SACR1~4)

SACR1~4 defines the physical address for static memory bank 1 to 4, respectively. Each register contains a base address and a mask. When the following equation is met:

(physical\_address [31:24] & MASK<sub>n</sub>) == BASE<sub>n</sub>

The bank n is active. The *physical\_address* is address output on internal system bus. Static bank regions must be programmed so that each bank occupies a unique area of the physical address space. Bank 0 base address must be 0 because it's system boot address. Programming overlapping bank regions will result in unpredictable error. These registers are initialized by a reset.

	SA	CR CR	2																					0x	130	100		0x1	301 301 301	00	38
		30	_	28 2	27 2	26 25	5 24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																			BA	SE							MA	SK			
RST	0	0	0	0	0 (	0 0	0	0	0	0	0	0	0	0	0																

Bits	Name	Description		RW
31:16	Reserved	Writes to these bits have no e	ffect and read always as 0.	R
15:8	BASE	Address Base: Defines the b	ase address of Static Bank n (n = 1 to 4).	RW
		The initial values are:		
		SACR1.BASE 0	x18	
		SACR2.BASE 0	x14	
		SACR3.BASE 0	x0C	
		SACR4.BASE 0	x08	
23:20	MASK	Address Mask: Defines the n	nask of Static Bank n (n = 1 to 4).	RW
		The initial values are:		
		SACR1.MASK 0	xFC	
		SACR2.MASK 0	xFC	
		SACR3.MASK 0	xFC	
		SACR4.MASK 0	xFC	

# 3.4.2 Example of Connection

Following figures shows examples of connection to 32-, 16- and 8-bit data width normal memory.






Figure 3-2 Example of 32-Bit Data Width SRAM Connection






Figure 3-3 Example of 16-Bit Data Width SRAM Connection




Figure 3-4 Example of 8-Bit Data Width SRAM Connection



#### 3.4.3 Basic Interface

When SMT field in SMCRn (n = 1 to 4) is 0 and BCM field is 0, normal memory (non-burst ROM, Flash, normal SRAM or memory-like device) is connected to bank n. When bank n (n = 1 to 4) is accessed, CSn# is asserted as soon as address is output. In addition, the RD# signal, which can be used as OE#, and write control signals, WE0# to WE3#, are asserted.

The TAS field in SMCRn is the latency from CSn# to read/write strobe. The TAW3 field is the delay time of RD# in read access. TBP3~0 field is the delay time of WE# and WEn# in write access. In addition, any number of waits can be inserted by means of the external pin (WAIT#). The TAH field is the latency from RD# and WEn# negation to CSn# negation, also the hold time to address and write data.

All kinds of normal memories (non-burst ROM, normal SRAM and Flash) have the same read and write timing. There are some requirements for writes to flash memory. Flash memory space must be un-cacheable and un-buffered. Writes must be exactly the width of the populated Flash devices on the data bus (no byte writes to a 32-bit bus or word writes to a 16-bit bus, and so on). Software is responsible for partitioning commands and data, and writing them out to Flash in the appropriate sequence.

#### **Glossary**

Th - hold cycle

Tw - wait cycle

Ts - setup cycle


T1 - read inherent cycle or first write inherent cycle

T2 - last write inherent cycle

Tb - burst read inherent cycle




Following figures show the timing of normal memory. A no-wait read access is completed in one cycle and a no-wait write access is completed in two cycles. Therefore, there is no negation period in case of access at minimum pitch.




\*In this example, SMCRn:MT = 0, BCM = 0, TAS = 0, TAW = 0, TAH = 0

Figure 3-5 Basic Timing of Normal Memory Read




**Figure 3-6 Basic Timing of Normal Memory Write** 





\*In this example, SMCRn: SMT = 0, BCM = 0, TAS = 1, TAW = 1, TAH = 1


Figure 3-7 Normal Memory Read Timing With Wait (Software Wait Only)



\*In this example, SMCRn: SMT = 0, BCM = 0, TAS = 1, TBP = 1, TAH = 1

Figure 3-8 Normal Memory Write Timing With Wait (Software Wait Only)





\*In this example, SMCRn: SMT = 0, BCM = 0, TAS = 1, TAW = 1, TAH=1

Figure 3-9 Normal Memory Read Timing With Wait (Wait Cycle Insertion by WAIT# pin)



#### 3.4.4 Byte Control

The byte control SRAM interface is a memory interface that outputs a byte select strobe WEn# in both read and write bus cycles. It has 16 bit data pins, and can be directly connected to SRAM which has an upper byte select strobe and lower byte select strobe function such as UB# and LB#.

In read/write access, RD#/WE# is used as read/write strobe signal and WEn# are used as byte select signals.

Following figure shows an example of byte control SRAM connection to processor.





Figure 3-10 Example of 32-Bit Data Width Byte Control SRAM Connection




Following figures show examples of Byte Control SRAM timing.



\*In this example, SMCRn: SMT = 0, BCM = 1, TAS = 1, TAW = 1, TAH = 1

Figure 3-11 Byte Control SRAM Read Timing



\*In this example, SMCRn: SMT = 0, BCM = 1, TAS = 1, TBP = 1, TAH = 1

Figure 3-12 Byte Control SRAM Write Timing




#### 3.4.5 Burst ROM Interface

Setting SMT to 1 in SMCRn allows burst ROM to be connected to bank n (n = 1 to 4). The burst ROM interface provides high-speed access to ROM that has a nibble access function. Basically, access is performed in the same way as for normal memory, but when the first cycle ends, only the address is changed before the next access is executed. When 8-bit burst ROM is connected, the number of consecutive accesses can be set as 4, 8, 16, or 32 with bits BL1~0. When 16-bit ROM is connected, 4, 8, or 16 can be set in the same way. When 32-bit ROM is connected, 4 or 8 can be set.

For burst ROM read, TAW sets the delay time from read strobe to the first data, TBP sets the delay time from consecutive address to data. Burst ROM writes have the same timing as normal memory except TAW instead of TBP is used to set the delay time of write strobe.

WAIT# pin sampling is always performed when one or more wait states are set.

Following figures show the timing of burst ROM.



\*In this example, SMT = 1, BL = 0, TAS = 1, TAW = 3, TBP = 1, TAH = 1

Figure 3-13 Burst ROM Read Timing (Software Wait Only)



#### 3.5 NAND Flash Interface

NAND flash can be connected to static memory bank 4~ band 1. Both 8-bit and 16-bit NAND flashes are supported. A mechanism for booting from NAND flash is also supported.


# 3.5.1 Register Description

**Table 3-5 NAND Flash Interface Registers** 

Name	Description	RW	Reset Value	Address	Access Width
NFCSR	NAND flash control/status register	RW	0x00000000	0x13010050	32

### 3.5.1.1 NAND Flash Control/Status Register (NFCSR)

NFCSR is a 32-bit read/write register that is used to configure NAND flash. It is initialized by any reset.



Bits	Name	Description		RW				
31:16	Reserved	Writes to the	se bits have no effect and read always as 0.	R				
1/3/5/	FCEn	NAND Flash	FCE# Assertion Control : Controls the assertion of NAND	RW				
7	(n=1,2,3,	Flash FCEn	#. When set, FCEn# is always asserted until this bit is					
	4)	cleared. Whe	eared. When the NAND flash require FCEn# to be asserted during read					
		busy time, th	sy time, this bit should be set					
		FCE	Description					
		0	FCEn# is asserted as normal static chip enable(Initial					
		value)						
		1	FCEn# is always asserted					
0/2/4/	NFEn	NAND Flash	<b>Enable:</b> Specifies if NAND flash is connected to static bank	RW				
6	(n=1,2,3,	n. When sy	stem is configured to boot from NAND flash, this bit is					
	4)	initialized to	1.					
		NFE	Description					
		1. Static ba	nk n is not used as NAND flash.					
		2. Static ba	nk n is used as NAND flash.					



#### 3.5.2 NAND Flash Boot Loader

To support boot from NAND flash, 4KB on-chip Boot ROM is implemented. Following figure illustrates the structure of NAND Flash Boot Loader.




Figure 3-14 Structure of NAND Flash Boot Loader

When system is configured to boot from NAND flash, after reset, the program in Boot ROM is executed and the program will copy the first 8K bytes of NAND flash to internal memory for further initialization.

Generally, the boot code will copy more NAND flash content to SDRAM. Then the main program will be executed on SDRAM.

When system is configured to boot from NAND flash, software may know the nand flash page size through BOOT\_SEL[1:0] pin.



### 3.5.3 NAND Flash Operation

Set NFEn bit of NAND Flash Control/Status Register (NFCSR) will enable access to NAND flash. The partition of static bank n (n=1~4) is changed as following figure. Writes to any of address space will be translated to NAND flash address cycle. Writes to any of command space will be translated to NAND flash command cycle. Caution: don't read to address and command space, and these two partitions should be uncacheable. Reads and writes to any of data space will be translated to NAND flash data read/write cycle. DMA access to data space is supported to increase the speed of data read/write. The DMA access cannot exceed the page boundary (512 bytes or 2K bytes) of NAND flash.




Figure 3-15 Static Bank 2 Partition When NAND Flash is Used (an example)

The timing of NAND flash access is configured by SMCRn and is same as normal static memory timing, except that CSn# is controlled by NFCE bit NFCSR. CSn# is always asserted when NFCE is 1. When NFCE is 0, CSn# is asserted as normal static memory access.

The control signals for direction connection of NAND flash are CSn#, FRE#, FWE#, FRB#(GPIO), A16 and A15. Following figure shows the connection between processor and NAND Flash.






Figure 3-16 Example of 8-bit NAND Flash Connection

#### Note:

When BCR.BSR is 0, A16 is connected to ALE, A15 is connected to CLE, software should write 0x10000 for address space and 0x8000 for command space;

When BCR.BSR is 1, A4 is connected to ALE, A3 is connected to CLE, software should write 0x10 for address space and 0x8 for command space.



#### 3.6 SDRAM Interface

The SDRAM controller provides a glueless interface to industry standard SDRAM chip. The SDRAM controller provides two chip selects DCS0~1# supporting 16-bit or 32-bit wide SDRAM.

Both 2-bank and 4-bank SDRAM modules are supported. The bank select signals are always output from the A13 pin and A14 pin of processor.

The SDRAM interface includes the following signals:

- Two chip selects, DCS0#, DCS1#
- Four byte mask signals, DQM3~0#
- 15 multiplexed bank/row/column address signals, A14-A0
- One write enable, RD/WR#
- One column-address strobe CAS#
- One row-address strobe RAS#
- One clock enable CKE
- One clock CKO

The processor performs auto-refresh (CBR) during normal operation and supports self-refreshing SDRAM during sleep, hibernate, and frequency-change modes. An SDRAM power-down mode bit (DMCR[PDM]]) can be set so that the CKO and the clock-enable signal CKE to SDRAM are automatically deasserted whenever none of the corresponding banks is being accessed.



# 3.6.1 Register Description


**Table 3-6 SDRAM Registers** 

Name	Description	RW	Reset Value	Address	Access Width
DMCR	DRAM control register	RW	0x0000 0000	0x13010080	32
RTCSR	Refresh time control/status register	RW	0x0000	0x13010084	16
RTCNT	Refresh timer counter	RW	0x0000	0x13010088	16
RTCOR	Refresh time constant register	RW	0x0000	0x1301008C	16
DMAR1	SDRAM bank 0 address	RW	0x000020F8	0x13010090	32
	configuration register				
DMAR2	SDRAM bank 1 address	RW	0x000028F8	0x13010094	32
	configuration register				
SDMR	Mode register of SDRAM bank	W		0x1301-xxx	8
				(-: 4'b1xxx)	

# 3.6.1.1 SDRAM Control Register (DMCR)

DMCR is a 32-bit read/write register that specifies the timing, address multiplexing and refresh control of SDRAM. This enables direct connection of SDRAM without external circuits.

The DMCR is initialized to 0x000000000 by any resets. SDRAM bank should not be accessed until initialization is completed.



Bits	Name	Description	1	RW			
31	BW	Specifies th	e data bus width of SDRAM	RW			
		BW	Description				
		0	Data width is 32 bits (Initial value)				
		1	Data width is 16 bits				
30:29	Reserved	Writes to the	ese bits have no effect and always read as 0.	R			
28:26	CA	Column Ad	dress Width: Specify the column address width of connected	RW			
		SDRAM chi	DRAM chip.				
		CA					



000 8 bits column address 001 9 bits column address 010 10 bits column address 011 11 bits column address	
010 10 bits column address	
011 11 bits column address	
100 12 bits column address	
101 Reserved	
110 Reserved	
111 Reserved	
25 RMODE Refresh Mode.	RW
RMODE Description	
0 Auto-refresh	
1 Self-refresh	
24 RFSH Refresh Control.	RW
RFSH Description	
0 No refresh is performed (Initial value)	
1 Refresh is performed	
23 MRSET Mode Register Set: Set when a SDRAM mode register setting is used	. RW
When this bit is 0 and SDRAM mode register is written, a Pre-charge a	ı
banks command (PALL) is performed. When this bit is 1 and SDRAM	1
mode register is written, a Mode Register Set command (MRS) i	3
performed.	
MRSET Description	
0 All-bank pre-charge (Initial value)	
1 Mode register setting	
22 Reserved Writes to these bits have no effect and always read as 0.	R
21:20 RA Row Address Width: Specify the row address width of connected	RW
SDRAM.	
RA Description	
00 11-bit row address (Initial value)	
01 12-bit row address	
10 13-bit row address	
11 Reserved	
19 BA Bank Address Width: Specify the number of bank select signals for one	RW
chip select.	
BA Description	
<b>0</b> 1-bit bank address is used (2 banks each chip select)	
(Initial value)	
1 2-bit bank address is used (4 banks each chip select)	
18 PDM <b>Power Down Mode:</b> Set power-down mode. When power-down mode i	s RW
set, SDRAM will be driven to power-down mode when it is not accessin	3
and refreshing. Clock supply to SDRAM will be stopped also.	
PDM Description	
0 Non-power-down mode (Initial value)	



		1 Power-down mode						
17	EPIN CKE Pin Control: Controls the level of CKE pin. Clearing this bit b							
		software causes a power-down command (if CKOEN of CPM is 1).						
		Caution: after power-down command, all commands except						
		power-down-exit are prohibited. Setting this bit by software causes a						
		power-down-exit command. Setting EPIN is a part of initializes procedure						
		for SDRAM.						
		EPIN Description						
		0 CKE pin is deserted (Initial value)						
		1 CKE pin is asserted						
16	MBSEL	Bank Select for Mode Register Load: It is used to distinguish to load						
		which bank Mode register.						
		MBSEL Description						
		0 Bank 0 (Initial value)						
4= 40	TD 4.0	1 Bank 1	D) 4 /					
15:13	TRAS	,	RW					
		bits set the minimum CKE negation time after self-refresh command is						
		issued.						
		TRAS Description						
		000 4 (Initial value)						
		001 5						
		010 6						
		011 7						
		100 8						
		101 9						
		110 10						
12:11	RCD	111 11  PAS CAS Polov: Set the SDRAM bank active read/write command	RW					
12.11	RCD		KVV					
		delay time.  RCD Description						
		00 1(Initial value)						
		00 (((((((((((((((((((((((((((((((((((						
		10 3						
		11 4						
10:8	TPC		RW					
		next bank active command is output after precharging.						
		TPC Description						
		000 1 cycle (Initial value)						
		001 2 cycles						
		010 3 cycles						
		011 4 cycles						
		100 5 cycles						




		Τ				
		101	6 cycles			
		110	7 cycles			
		111	8 cycles			
7	Reserved	Writes to these bits have no effect and always read as 0.				
6:5	TRWL	Write Precharge Time: Set the SDRAM write precharge delay time. In				
		auto-precharge	mode, they specify the time until the next bank active			
		command is issu	ued after a write cycle. After a write cycle, the next active			
		command is not	issued for a period of TRWL + TPC.			
		TRWL	Description			
		00	1 cycle (Initial value)			
		01	2 cycles			
		10	3 cycles			
		11	4 cycles			
4:2	TRC	RAS Cycle Time	e: For SDRAM, no bank active command is issued	RW		
		during the period	d TRC after an auto-refresh command. In self-refresh,			
		these bits also s	pecify the delay cycles to be inserted after CKE			
		assertion.				
		TRC	Description			
		000	1 cycle (Initial value)			
		001	3 cycle			
		010	5 cycle			
		011	7 cycle			
		100	9 cycle			
		101	11 cycle			
		110	13 cycle			
		111	15 cycle			
1:0	TCL	CAS Latency: S	Specify the delay from read command to data becomes	RW		
		available at the outputs.				
		TCL	Description			
		00	Inhibit (Initial value)			
		01	2 cycles			
		10	3 cycles			
		11	Inhibit			



#### 3.6.1.2 SDRAM Mode Register (SDMR)

SDMR is written to via the SDRAM address bus and is a 15-bit write-only register. It sets SDRAM mode for SDRAM bank. SDMR is undefined after a reset.

Write to the SDRAM mode register use the address bus rather than the data bus. If the value to be set is X and the SDMR address is Y, the value X is written in the SDRAM mode register by writing in address X + Y. Here Y is 0x8000, X is value for SDRAM configuration. For example X is 0x0022, random data is written to the address offset 0x8022, as a result, 0x0022 is written to the SDMR register. The range for value X is 0x0000 to 0x7FFF.



The Mode Register is used to define the specific mode of operation of the SDRAM. This definition includes the section of a burst length, a burst type, a CAS latency, an operating mode and a write burst mode, as shown in following figure.

For Mobile SDR, Extended Mode Register is used to define low power mode.







Figure 3-17 Synchronous DRAM Mode Register Configuration



# 3.6.1.3 Refresh Timer Control/Status Register (RTCSR)

RTCSR is a 16-bit readable/writable register that specifies the refresh cycle and the status of RTCNT.

RTCSR is initialized to 0x0000 by a reset.



Bits	Name	Description			
15:9	Reserved	These bits always	s read 0. Data written to these bits are ignored	R	
8	SRF	Self-refresh Flag (SRF): Status flag that indicates EMC already enter self-refresh sequence			
		SRF Des	scription		
		1) No self-	refresh (Initial value)		
		Cle	ar condition: When 0 is written, write 1 is ignored		
		2) EMC alr	ready enter self-refresh sequence		
		Set	condition: when EMC enter self-refresh		
7	CMF	Compare-Match	Flag (CMF): Status flag that indicates a match between	RW	
		the refresh timer	counter (RTCNT) and refresh time constant register		
		(RTCOR) values.	Writes to 1 of this bit have no effect.		
		CMF	Description		
		0 RTCNT and RTCOR values do not match (Initial value)			
		Clear condition: When 0 is written			
		1 RTCNT and RTCOR values match			
			Set condition: When RTCNT = RTCOR		
2:0	CKS	Refresh Clock S	<b>Select Bits:</b> These bits select the clock input to RTCNT.	RW	
		The source clock	is the external bus clock (CKO). The RTCNT count		
			ded by the specified ratio.		
		CKS	Description		
		000	Disable clock input (Initial value)		
		001	Bus lock CKO/4		
		010	CKO/16		
		011	CKO/64		
		100	CKO/256		
		101	CKO/1024		
		110	CKO/2048		




	111	CKO/4096	




#### 3.6.1.4 Refresh Timer Counter (RTCNT)

RTCNT is a 16-bit read/write register. RTCNT is a 16-bit counter that counts up with input clocks. The clock select bits (CKS2–CKS0) of RTCSR select the input clock. When the refresh bit (RFSH) of the memory control register (DMCR) is set to 1 and the refresh mode is set to auto-refresh, a memory refresh cycle starts when RTCNT matches RTCOR. RTCNT is initialized to 0x0000 by a reset.



# 3.6.2 Refresh Time Constant Register (RTCOR)

RTCOR is a 16-bit read/write register. The values of RTCOR and RTCNT (bottom 8 bits) are constantly compared. When the refresh bit (RFSH) of the memory control register (DMCR) is set to 1 and the refresh mode bit (RMODE) is set to auto-refresh, a memory refresh cycle starts when RTCNT matches RTCOR. RTCOR is initialized to 0x0000 by a reset.






### 3.6.2.1 DRAM Bank Address Configuration Register (DMARn, n = 1, 2)

DMARn define the physical address for SDRAM bank0 or bank 1, respectively. Each register contains a base address and a mask. When the following equation is met:

(physical\_address [31:24] & MASK<sub>n</sub>) == BASE<sub>n</sub>

The bank n is active. The *physical\_address* is address output on internal system bus. DRAM bank regions must be programmed so that each bank occupies a unique area of the physical address space. Programming overlapping bank regions will result in unpredictable error.

These registers are initialized by a reset.



Bits	Name	Description				
31:16	Reserved	Writes to these bits have no effect and read always as 0.				
15:8	BASEn	Address Base: Defines the base address of SDRAM Bank. The initial				
		values are:				
		DMAR.BASE1 0x20				
		DMAR.BASE2 0x28				
23:20	MASKn	Address Mask: Defines the mask of SDRAM Bank.		RW		
		The initial values are:				
		DMAR.MASK 0xF8				



# 3.6.3 Example of Connection

Following figure shows an example of connection of 512K x 16-bit x 2-bank SDRAM.




Figure 3-18 Example of Synchronous DRAM Chip Connection (1)



Following figure shows an example of connection of 1M x 16-bit x 4-bank synchronous DRAM.




Figure 3-19 Example of Synchronous DRAM Chip Connection (2)



# 3.6.4 Address Multiplexing

SDRAM can be connected without external multiplexing circuitry in accordance the address multiplex specification bits CA2~0, RA1~0 and BA in DMCR. Table 3-7 shows the relationship between the address multiplex specification bits and the bits output at the address pins.

A14-0 is used as SDRAM address. The original values are always output at these pins.



Table 3-7 SDRAM Address Multiplexing (32-bit data width) \*4

CA2~0	RA1~0	Output Timing	A0-A9, A10, A11, A12	A13	A14	Note
8 bits	11 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A21	A22	3, 4
		Row	A10-A22			
	12 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A22	A23	3, 4
		Row	A10-A22			
	13 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A23	A24	3, 4
		Row	A10-A22			
9 bits	11 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A22	A23	3, 4
		Row	A11-A23			
	12 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A23	A24	3, 4
		Row	A11-A23			
	13 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A24	A25	3, 4
		Row	A11-A23			
10 bits	11 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A23	A24	3, 4
		Row	A12-A24			
	12 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A24	A25	3, 4
		Row	A12-A24			
	13 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A25	A26	3, 4
		Row	A12-A24			
11 bits	11 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A24	A25	3, 4
		Row	A13-A25,			
	12 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A25	A26	3, 4
		Row	A13-A25,			
	13 bits	Column	A2-A11, L/H* <sup>1</sup> , A12-A17	A26	A27	3, 4
		Row	A13-A25,			
12 bits	11 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A25	A26	3, 4
		Row	A14-A26			
	12 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A26	A27	3, 4
		Row	A14-A26			
	13 bits	Column	A2-A11, L/H* <sup>1</sup> , A12, A13	A27	A28	3, 4
		Row	A14-A26			

#### Notes:

- 1) L/H is a bit used in the command specification; it is fixed at L or H according to the Access mode.
- 2) Bank address specification
- 3) If one bank select signal is used (BA = 0), take A13 as bank select signal. If two bank select signals are used (BA = 1), take A13 and A14 as bank select signals
- 4) The A0 to A14 in table head are output pins. The A2 to A28 in table body are physical address.



# 3.6.5 SDRAM Command

Commands for SDRAM are specified by RAS#, CAS#, RD/WR and special address signals. The processor accesses SDRAM by using the following subset of standard interface commands.

- 1. Mode Register Set (MRS)
- 2. Bank Activate (ACTV)
- 3. Read (READ)
- 4. Write (WRIT)
- 5. Burst Terminate
- 6. Precharge All Banks (PALL)
- 7. Auto-Refresh (CBR)
- 8. Enter Self-Refresh (SLFRSH)
- 9. No Operation (NOP)

Table 3-8 SDRAM Command Encoding (Notes: 1)

Command	Processor Pins							
	CS#	RAS#	CAS#	RD/WR#	DQM	A14-11, A9-0	A10	Note
INHIBIT	Н	Х	Х	Х	Х	Х	Х	
NOP	L	Н	Н	Н	Х	Х	Х	
MRS	L	L	L	L	Х	Op-Code		
ACTV	L	L	Н	Н	Х	Bank, Row	Х	2
READ	L	Н	L	Н	L/H	Bank, Col	L	3
WRIT	L	Н	L	L	L/H	Bank, Col	L	3
Burst Terminate	L	Н	Н	L	Х	Х	Х	
PRE	L	L	Н	L	Х	Bank	L	
PALL	L	L	Н	L	Х	Х	Н	
CBR/SLFRSH	L	L	L	Н	Х	Х	Х	4

#### Note:

- CKE is HIGH for all commands shown except SLFRSH
- A0-A12 provides row address, and A13-A14 determines which bank is active.
- A0-A9 provides column address, and A13-A14 determines which bank is being read from or written to.
- This command is CBR if CKE is HIGH, SLFRSH if CKE is LOW.



#### 3.6.6 SDRAM Timing

The SDRAM bank function is used to support high-speed accesses to the same row address. As SDRAM is internally divided into two or four banks, it is possible to activate one row address in each bank.

When a de-active bank is accessed, an access is performed by issuing an ACTV command following by READ or WRIT command.

When an active bank is accessed and just hit the open row, an access is performed by issuing READ or WRIT command immediately without issuing an ACTV command.

When an active bank is accessed but hit a closed row, a PRE command is first issued to precharge the bank, then the access is performed by issuing an ACTV command followed by a READ or WRIT command.

There is a limit on Tras, the time for placing each bank in the active state. If there is no guarantee that there will not be a cache hit and another row address will be accessed within the period in which this value is maintained by program execution, it is necessary to set auto-refresh and set the refresh cycle to no more than the maximum value of Tras. In this way, it is possible to observe the restrictions on the maximum active state time for each bank. If auto-refresh is not used, measures must be taken in the program to ensure that the banks do not remain active for longer than the prescribed time.

#### Glossary

Tr - row active cycle

Trw - row active wait cycle

Trwl - write latency cycle

Tpc - precharge cycle

TRr - refresh command cycle

Trc - RAS cycle

Trs1 - self refresh cycle 1

Trs2-self refresh cycle 2

Trs3 - self refresh cycle 3

Trsw – self refresh wait cycle

Tc1 - command cycle 1

Tc2 - command cycle 2

Tc3 - command cycle 3

Tc4 - command cycle 4

Tc5 - command cycle 5

Tc6 - command cycle 6

Tc7 – command cycle 7

Tc8 - command cycle 8

Td1 - data cycle 1



Td2 - data cycle 2

Td3 - data cycle 3

Td4 - data cycle 4

Td5 – data cycle 5

Td6 – data cycle 6

Td7 - data cycle 7

Td8 - data cycle 8

TRp1 - precharge-all cycle 1

TRp2 – precharge-all cycle 2

TRp3 – precharge-all cycle 3

TRp4 – precharge-all cycle 4

TMw1 – mode register set cycle 1


TMw2 – mode register set cycle 2

TMw3 – mode register set cycle 3

TMw4 – mode register set cycle 4




Following figures show the timing of 4-beat burst access, 8-beat burst access and single access.



\*DMCR: RCD = 1, TCL = 1, TPC = 2

Figure 3-20 Synchronous DRAM 4-beat Burst Read Timing (Different Row)






\*DMCR: RCD = 1, TCL = 1, TPC = 2

Figure 3-21 Synchronous DRAM 4-beat Burst Read Timing (Same Row)






\*DMCR: RCD = 1, TCL = 1, TPC = 2, TRWL = 1

Figure 3-22 Synchronous DRAM 4-beat Burst Write Timing (Different Row)






\*DMCR: RCD = 1, TCL = 1, TPC = 2, TRWL = 1

Figure 3-23 Synchronous DRAM 4-beat Burst Write Timing (Same Row)






\*DMCR: RCD = 1, TCL = 1, TPC = 2

Figure 3-24 Synchronous DRAM 8-beat Burst Read Timing (Different Row)






\*DMCR: RCD = 1, TCL = 1, TPC = 2

Figure 3-25 Synchronous DRAM 8-beat Burst Read Timing (Same Row)






\*DMCR: RCD = 1, TCL = 1, TPC = 2, TRWL = 1

Figure 3-26 Synchronous DRAM 8-beat Burst Write Timing (Same Row)






\*DMCR: RCD = 1, TCL = 1, TPC = 2, TRWL = 1

Figure 3-27 Synchronous DRAM 8-beat Burst Write Timing (Different Row)






\*DMCR: RCD = 1, TCL = 1, TPC = 2

Figure 3-28 Synchronous DRAM Single Read Timing (Different Row)






\*DMCR: RCD = 1, TCL = 1, TPC = 2

Figure 3-29 Synchronous DRAM Single Read Timing (Same Row)






\*DMCR: RCD = 1, TCL = 1, TPC = 2, TRWL = 1

Figure 3-30 Synchronous DRAM Single Write Timing (Different Row)





\*DMCR: RCD = 1, TCL = 1, TPC = 2, TRWL = 1
Figure 3-31 Synchronous DRAM Single Write Timing (Same Row)



#### 3.6.7 Power-Down Mode

The SDRAM power-down mode is supported to minimize the power consumption. CKE going to low level when SDRAM is idle/active state will drive SDRAM to precharge/active power-down mode. The clock supplies to SDRAM may be stopped also when CKE keep in low level more than two cycles. When a new access start or a refresh request, CKE is driven to high level and clock supplies is re-enabled. In power-down mode, clock of the accessed SDRAM bank pair is supplied. Clock of the other pair is stopped.

Following figures shows the timing of power-down mode and clock stopping.




Figure 3-32 SDRAM Power-Down Mode Timing (CKO Stopped)

Following figure shows the power-down mode timing that CKE low level less than two cycles and clock is not stopped.




Figure 3-33 SDRAM Power-Down Mode Timing (Clock Supplied)



#### 3.6.8 Refreshing

EMC provide a function for controlling the refresh of synchronous DRAM, Auto-refresh can be performed by clearing the RMODE bit to 0 and setting the RFSH bit to 1 in DMCR. If SDRAM is not accessed for a long period, self-refresh mode can be activated by set both the RMODE bit and the RFSH bit to 1.

#### 3.6.8.1 AUTO-Refresh

Refreshing is performed at intervals determined by the input clock selected by bits CKS2-0 in RTCSR, and the value set in RTCOR. The value of bits CKS2-0 in RTCSR should be set so as to satisfy the refresh interval stipulation for the synchronous DRAM used. First make the settings for RTCOR, RTCNT, and the RMODE and RFSH bits in MCR, and then make the CKS2-CKS0 setting. When the clock is selected by CKS2-CKS0, RTCNT starts counting up from the value at that time. The RTCNT value is constantly compared with the RTCOR value, and if the two values are the same, a refresh request is generated and an auto-refresh is performed. At the same time, RTCNT is cleared to zero and the count-up is restarted. Figure 3-34 shows the auto-refresh cycle operation.

First, a REF command is issued in the TRr cycle. After the TRr cycle, new command output cannot be performed for the duration of the number of cycles specified by the TRC bits in DMCR. The TRC bits must be set so as to satisfy the synchronous DRAM refresh cycle time stipulation (active/active command delay time). Following figure shows the auto-refresh timing when TRC is set to 2.

Auto-refresh is performed in normal operation and sleep mode.




Figure 3-34 Synchronous DRAM Auto-Refresh Operation



A PALL command is issues firstly to precharge all banks. Then a REF command is issued in the TRr cycle.




Figure 3-35 Synchronous DRAM Auto-Refresh Timing



#### 3.6.8.2 SELF-Refresh

Self-refresh mode is a kind of sleep mode in which the refresh timing and refresh addresses are generated within the SDRAM. Self-refreshing is activated by setting both the RMODE bit and the RFSH bit to 1. The self-refresh state is maintained while the CKE signal is low. SDRAM cannot be accessed while in the self-refresh state. Self-refresh mode is cleared by clearing the RMODE bit to 0. After self-refresh mode has been cleared, command issuance is disabled for the number of cycles specified by the TRC bits in DMCR. Trsw cycles are inserted to meet the minimum CKE negation time specified by the TRAS bits in DMCR. Self-refresh timing is shown in following figure. Settings must be made so that self-refresh clearing and data retention are performed correctly, and auto-refresh is performed at the correct intervals. When self-refreshing is activated from the state in which auto-refreshing is set, or when exiting sleep mode other than through a reset, auto-refreshing is restarted if RFSH is set to 1 and RMODE is cleared to 0 when self-refresh mode is cleared. If the transition from clearing of self-refresh mode to the start of auto-refresh takes time, this time should be taken into consideration when setting the initial value of RTCNT. Making the RTCNT value 1 less than the RTCOR value will enable refreshing to be started immediately. After self-refreshing has been set, the self-refresh state continues even if the chip standby state is entered using the processor's sleep function, and is maintained even after recovery from sleep mode other than through a reset. In the case of a reset, the bus state controller's registers are initialized, and therefore the self-refresh state is cleared.


Self-refreshing is performed in normal operation, in idle mode and in sleep mode. In sleep mode, if RFSH bit in DMCR is 1, self-refresh is always performed in spite of RMODE field in DMCR until sleep mode is canceled.

#### Relationship between Refresh Requests and Bus Cycle Requests:

If a refresh request is generated during execution of a bus cycle, execution of the refresh is deferred until the bus cycle is completed. If a match between RTCNT and RTCOR occurs while a refresh is waiting to be executed, so that a new Refresh request is generated, the previous refresh request is eliminated. In order for refreshing to be performed normally, care must be taken to ensure that no bus cycle is longer than the refresh interval.



A PALL command is issued firstly to precharge all banks.



\* DMCR: TRAS = 0. TRC = 2

Figure 3-36 Synchronous DRAM Self-Refresh Timing



#### 3.6.9 Initialize Sequence

In order to use SDRAM, mode setting must first be performed after powering on. To perform SDRAM initialization correctly, the EMC registers must first be set, followed by a write to the SDRAM mode register.

In SDRAM mode register setting, the address signal value at that time is latched by MRS command. If the value to be set is X, the bus state controller provides for value X to be written to the synchronous DRAM mode register by performing a write to address offset 0x8000 + X for bank 0. In this operation the data is ignored, but the mode write is performed as a byte-size access. To set burst read/write, CAS latency 2 to 3, wrap type = sequential, and burst length 4 supported by the processor, arbitrary data is written in a byte-size access to the following addresses.

Table 3-9 SDRAM Mode Register Setting Address Example (32-bit)

	Bank 0	Bank 1	
CAS latency 2	8022	8022	
CAS latency 3	8032	8032	

Table 3-10 SDRAM Mode Register Setting Address Example (16-bit)

	Bank 0	Bank 1	
CAS latency 2	8011	8011	
CAS latency 3	8019	8011	

The value set in DMCR.MRSET is used to select whether a Pre-charge All Banks command (PALL) or a Mode Register Set command (MRS) is issued. DMCR.MBSEL is used to select Bank 0 or Bank 1 for Mode Register Set. The timing for the Pre-charge All Banks command is shown in Figure 3-37, and the timing for the Mode Register Set command in Figure 3-38

Before mode register setting, a 200  $\mu s$  idle time (depending on the memory manufacturer) must be guaranteed after powering on requested by the synchronous DRAM. If the reset signal pulse width is greater than this idle time, there is no problem in performing initialize sequence immediately.

First, a pre-CHARGE all bank (PALL) command must be issued by performing a write to address offset 0x8000 + X for bank 0, while DMCR.MRSET = 0, DMCR.MBSEL = 0.

Next the NUMBER of dummy auto-refresh cycles specified by the manufacturer (usually 8) or more must be executed. This is usually achieved automatically while various kinds of initialization are being performed after auto-refresh setting, but a way of carrying this out more dependably is to set a short refresh request generation interval just while these dummy cycles are being executed. With simple read or write access, the address counter in the synchronous DRAM used for auto-refreshing is not initialized, and so the cycle must always be an auto-refresh cycle.



After auto-REFRESH has been executed at least the prescribed number of times, a Mode Register Set command (MRS) is issued in the TMw1 cycle by setting DMCR.MRSET to 1 and DMCR.MBSEL to 0 for bank 0 or DMCR.MBSEL to 1 for bank 1 and performing a write to address offset 0x8000 + X.

An example of SDRAM operation flow is as the following:

Disable Bus release

Write 0x00000000 to BCR

0

0

0

0

0

 $\circ$ 

0

Initialize RTCOR and RTCNT for auto-refresh cycle

Before configure SDRAM SDMR, SDRAM needs to execute auto-refresh, the number of times depends on the type of SDRAM. It's better to set a short refresh request generation interval here. For example, set RTCOR to 0x0000000F, and set RTCNT 0x00000000.

Initialize DMCR for Precharge all bank and auto-refresh

When DMCR.RMODE=0 and DMCR.RFSH=1, enter auto-refresh mode;

When DMCR.MRSET=0, DMCR.MBSEL=0 (bank 0) or 1 (bank 1), write SDMR whill generates Precharge all bank cycle.

DMCR.TPC must be defined for precharge.

Disable refresh counter clock

Write 0x00000000 to RTCSR

Execute Precharge all bank before auto-refresh

Because DMCR.MRSET=0, DMCR.MBSEL=0 (bank 0) or 1 (bank 1), writing SDMR generates a Precharge all bank cycle, for example, write address (0x13018000).

Enable fast refresh counter clock for auto-refresh cycle

For example, write 0x00000001 to RTCSR

Wait for number of auto-refresh cycles (defined by SDRAM chip)

When RTCSR.CMF=1, it indicates value of RTCOR and RTCNT match and an auto-refresh cycle occurs.

Configure DMCR for SDRAM MODE Register Set

When DMCR.MRSET=1, DMCR.MBSEL=0 (bank 0) or 1 (bank 1), write SDMR generate MRSET cycle.

For example, write 0x059A5231 to DMCR, so that:

Bus-width: 32-bit; Column Address: 9-bit; Row Address: 12-bit; Auto-refresh mode; SDMR Set mode; 4-bank; etc..

SDRAM Mode Register Set

Because DMCR.MRSET=1 and DMCR.MBSEL=0, for example, write address 0x13018022 to configure SDMR as:

Burst Length: 4 burst Burst Type: Sequential

CAS Latency: 2

Set normal auto-refresh counter clock

For example, write 0x00000005 to RTCSR

Then Read/Write SDRAM can be executed






Figure 3-37 SDRAM Mode Register Write Timing 1 (Pre-charge All Banks)





Figure 3-38 SDRAM Mode Register Write Timing 2 (Mode Register Set)



# 3.7 Bus Control Register (BCR)

BCR is used to specify the behavior of EMC on system bus. It is initialized to 0x00000001 by any reset.

Name	Description	RW	Reset Value	Address	Access Width
BCR	Bus Control Register	RW	0x?0000001	0x13010000	32



Bits	Name	Description	RW					
31:25	Reserved	Writes to these bits has no effect and always read as 0.	R					
24	PK_SEL	PKG Select:	R					
		0, 32/16-bit data normal order; 1, 16-bit data special order						
23:3	Reserved	Writes to these bits has no effect and always read as 0.	R					
2	BSR	Bus Share Select:	RW					
		0, Nand and SDRAM bus share; 1, Nand and SDRAM bus separate						
1	BRE	Bus Release Enable: When clear, once a transaction to EMC begins on	RW					
		the system bus; it must be completed before another transaction starts.						
		When set, the system bus may be released to allow other transaction						
		before EMC prepare the read data or be able to receipt the write data. If						
		slow memory devices are used in the system, setting this bit will improve						
		the efficiency of the whole system. The efficiency of SDRAM access may						
		be improved by setting this bit. But the power consumption is increased if						
		this bit is set.						
		BRE Description						
		1. The system bus can not be released during an access (Initial value)						
		2. The system bus can be released during an access						
0	Endian	Endian: Indicates the system is little-endian.	R					





# **4 BCH Controller**

# 4.1 Overview

The BCH Controller implements data ECC encoding and decoding.




# 4.2 Register Description

**Table 4-1 BCH Registers** 

Name	Description	RW	Reset Value	Address	Access Width
BHCR	BCH Control register	R	0x00000000	0x130D0000	32
BHCSR	BCH Control Set register	W	Undefined	0x130D0004	32
BHCCR	BCH Control Clear register	W	Undefined	0x130D0008	32
BHCNT	BCH ENC/DEC Count register	RW	0x00000000	0x130D000C	32/16
BHDR	BCH data register	W	Undefined	0x130D0010	8
BHPAR0	BCH Parity 0 register	RW	0x00000000	0x130D0014	32/16/8
BHPAR1	BCH Parity 1 register	RW	0x00000000	0x130D0018	32/16/8
BHPAR2	BCH Parity 2 register	RW	0x00000000	0x130D001C	32/16/8
BHPAR3	BCH Parity 3 register	RW	0x00000000	0x130D0020	32/16/8
BHINT	BCH Interrupt Status register	R	0x00000000	0x130D0024	32
BHERR0	BCH Error Report 0 register	R	0x00000000	0x130D0028	32/16
BHERR1	BCH Error Report 1 register	R	0x00000000	0x130D002C	32/16
BHERR2	BCH Error Report 2 register	R	0x00000000	0x130D0030	32/16
BHERR3	BCH Error Report 3 register	R	0x00000000	0x130D0034	32/16
BHINTE	BCH Interrupt Enable register	RW	0x00000000	0x130D0038	32
BHINTES	BCH Interrupt Set register	W	Undefined	0x130D003C	32
BHINTEC	BCH Interrupt Clear register	W	Undefined	0x130D0040	32

## 4.2.1 BCH Control Register (BHCR)

BHCR is a 32-bit read/write register that is used to configure BCH controller. It is initialized by any reset.



Bits	Name	Description	Description								
31:5	Reserved	Writes to the	/rites to these bits have no effect and read always as 0.								
4	BDMA	BCH DMA E	CH DMA Enable: It is used to enable or disable dma transfer during								
		correction.	rrection.								
		BDMA	escription								
		0	DMA transfer is disabled (Initial value)								
		1	DMA transfer is enabled								
3	ENCE	BCH Encodi	ing/Decoding Select: It is used to define whether in	RW							
		encoding or i	n decoding phase when BCH is used.								
		ENCE	CE Description								
		0	0 Decoding (Initial value)								




		1	Encoding							
2	BSEL	4/8 Bit BCH	Select: It is used to select the correction algorithm between	RW						
		4-bit and 8-bi	bit and 8-bit BCH.							
		BSE	Description							
		0	4-bit correction (Initial value)							
		1	8-bit correction							
1	BRST	BCH Reset:	It is used to reset BCH controller. This bit is cleared	W						
		automatically	comatically by hardware and always read as 0.							
		BRST	4-bit correction (Initial value) 8-bit correction  Reset: It is used to reset BCH controller. This bit is cleared natically by hardware and always read as 0.  BRST Description  BCH controller is not reset (Initial value) BCH controller is reset  Enable: BCH correction is enable/disable.							
		0	BCH controller is not reset (Initial value)							
		1	BCH controller is reset							
0	BCHE	BCH Enable	: BCH correction is enable/disable.	RW						
		BCHE	Description							
		BCH is contact.	disabled (initial value)							
		BCH is 6	enabled							

#### 4.2.2 BCH Control Set Register (BHCSR)

BHCSR is a 32-bit write-only register that is used to set BCH controller to 1.

When write 1 to BHCSR, the corresponding bit in BHCR register is set to 1. Write 0 to BHCSR is ignored.



Bits	Name	Description	RW			
31:5	Reserved	Writes to these bits have no effect and read always as 0.	R			
4	BDMAS	BCH DMA Enable Set: It is used to set BHCR.BDMA to 1.	W			
3	ENCES	H Encoding/Decoding Select Set: It is used to set BHCR.ENCE to				
		1.				
2	BSELS	4/8 Bit BCH Select Set: It is used to set BHCR.BSEL to 1	W			
1	BRSTS	BCH Reset Set: It is used to set BHCR.BRST to 1.	W			
0	BCHES	BCH Enable Set: It is used to set BHCR.BCHE to 1.	W			


## 4.2.3 BCH Control Clear Register (BHCCR)

BHCCR is a 32-bit write-only register that is used to clear BCH controller to 0.

When write 1 to BHCCR, the corresponding bit in BHCR register is cleared to 0. Write 0 to BHCCR is




ignored.



Bits	Name	Description	RW			
31:5	Reserved	Writes to these bits have no effect and read always as 0.	R			
4	BDMAC	CH DMA Enable Clear: It is used to clear BHCR.BDMA to 0.				
3	ENCEC	CH Encoding/Decoding Select Clear: It is used to clear BHCR.ENCE				
		to 0.				
2	BSELC	4/8 Bit BCH Select Clear: It is used to clear BHCR.BSEL to 0	W			
1	Reserved	Writes to this bit have no effect and read always as 0.	R			
0	BCHEC	BCH Enable Clear: It is used to clear BHCR.BCHE to 0.				

# 4.2.4 BCH ENC/DEC Count Register (BHCNT)

BCHCNT is a 32-bit read/write register that is used to indicate the total number of bytes during encoding or decoding. It is initialized by any reset.




Bits	Name	Description	RW
31:26	Reserved	Writes to these bits have no effect and read always as 0.	R
25:16	DEC Count	DEC Count: It is used to indicate total byte count in BCH decoding	RW
		which includes data bytes + parity bytes.	
15:10	Reserved	Writes to these bits have no effect and read always as 0.	R
9:0	ENC Count	ENC Count: It is used to indicate total byte count in BCH encoding	RW
		which just includes data bytes and should be less and equal to 1010	
		bytes when 8-bit BCH is selected and 1016 bytes when 4-bit BCH is	
		selected.	



#### 4.2.5 BCH Data Register (BHDR)

BHDR is an 8-bit write-only register that is used to transfer ecc data to BCH.




#### 4.2.6 BH Parity Register (BHPARn, n=0,1,2,3)


BHPAR0, BHPAR1, BHPAR2 and BHPAR3 are all 32-bit read/write register that contains the encoding parity data during BCH correction. It is initialized by any reset and BRST of BHCR.

When 8-bit BCH is selected, the four parity register, BHPAR0, BHPAR1, BHPAR2 and BHPAR3 together consist of the 104 bits of parity data and bit 0 of BHPAR0 is the 104th bit of parity data and bit 7 of BHPAR3 is the 1st bit of parity data.

Similarly, when 4-bit BCH is selected, the two parity register, BHPAR0 and BHPAR1 together consist of the 52 bits of parity data and bit 0 of BHPAR0 is the 52th bit of parity data and bit 19 of BHPAR1 is the 1st bit of parity data.







## 4.2.7 BCH Interrupt Status Register (BHINT)

BHINT is a 32-bit read-only register that contains the interrupt flag and error count information during BCH correction. It is initialized by any reset. Software write 1 to clear the corresponding bit except ERRC.

	ВН	INT	•																										0>	130	)10 <sup>-</sup>	114
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0	טאאר	BERR ALL_0 ALL_f DECF											ENCF	UNCOR	ERR															
RS T	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:28	ERRC	Error Count: It indicates the number of errors in the data block and these bits are also reset by BHCR.BRST bit.  ERRC Description  No errors or uncorrection error occurs (Initial value)  One error in the data block  Two errors in the data block  Three errors  Four errors  Six errors  Seven errors	R
07.7	- I	- Eight errors	-
27:7	Reserved	Writes to these bits have no effect and read always as 0.	R
6	DERR	<b>DMA Error:</b> It indicates that there is illegal error occurs during dma	R



		transfer when BCH encoding or decoding. The illegal error is that dma	
		transfer ends but received data by BCH is less than ENC Count or DEC	
		count indicates.	
		DEDD Description	
		DERR Description	
		No error occurs during dma transfer (Initial value)	
		Error occurs during dma transfer	_
5	ALL_0	ALL_0: It indicates that all data received during decoding are 0x0	R
		ALL_0 Description	
		Not all data (data + parity bytes) are 0x0 (Initial value)	
		2. All data (data + parity bytes) are 0x0	
4	ALL_f	ALL_f: It indicates that all data received during decoding are 0xf. When	R
		receiving all 0xf data, BCH doesn't correct the data and no error occurs.	
		ALL_f Description	
		Not all data (data + parity bytes) are 0xf (Initial value)	
		2. All data (data + parity bytes) are 0xf	
3	DECF	Decoding Finish: It indicates that hardware finish BCH decoding.	R
		DECF Description	
		0 Decoding not Finish (Initial value)	
		1 Decoding Finish	
2	ENCF	Encoding Finish: It indicates that hardware finish BCH encoding.	R
		ENCF Description	
		0 Encoding not Finish (Initial value)	
		1 Encoding Finish	
1	UNCOR	Uncorrection Error: It indicates that hardware finish BCH encoding.	R
		UNCOR Description	
		(1) No uncorrectable error (Initial value)	
		(2) Uncorrectable error occur	
0	ERR	Error: It indicates that hardware detects error bits in data in the data block	R
		during BCH decoding.	
		ERR Description	
		1. No error (Initial value)	
		2. Error occur	
1		2. 2.10. 00001	


# 4.2.8 BCH Interrupt Enable Set Register (BHINTES)

BHINTES is a 32-bit write-only register that is used to set BHINTE register. Writing 1 to BHINTES will set the corresponding bit in BHINTE to 1. Writing 0 to BHINTES is ignored.

BHINTES 0x13010118

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0





Bits	Name	Description	RW
31:7	Reserved	Writes to these bits have no effect and read always as 0.	R
6	DERRES	DMA Error Interrupt Enable Set: It is used to set BHINTE.DERRE to	W
		1.	
5	ALL_0ES	ALL_0 Interrupt Enable Set: It is used to set BHINTE.ALL_0E to 1.	W
4	ALL_FES	ALL_F Interrupt Enable Set: It is used to set BHINTE.ALL_FE to 1.	W
3	DECFES	Decoding Finish Interrupt Enable Set: It is used to set	W
		BHINTE.DECFE to 1.	
2	ENCFES	Encoding Finish Interrupt Enable Set: It is used to set	W
		BHINTE.ENCFE to 1.	
1	UNCORES	Uncorrection Error Interrupt Enable Set: It is used to set	W
		BHINTE.ENCFE to 1.	
0	ERRES	Error Interrupt Enable Set: It is used to set BHINTE.ERRE to 1.	W

# 4.2.9 BCH Interrupt Enable Clear Register (BHINTEC)

BHINTEC is a 32-bit write-only register that is used to clear BHINTE register. Writing 1 to BHINTEC will clear the corresponding bit in BHINTE to 0. Writing 0 to BHINTEC is ignored.

	вн	INT	EC																										0x	130	)10 <sup>-</sup>	118
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												Res	serv	⁄ed												DERREC	ALL_0EC	ALL_FEC	DECFEC	ENCFEC	UNCORC	ERREC
RS T	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:7	Reserved	Writes to these bits have no effect and read always as 0.	R
6	DERREC	DMA Error Interrupt Enable Clear: It is used to clear BHINTE.DERRE	W
		to 0.	
5	ALL_0EC	ALL_0 Interrupt Enable Clear: It is used to clear BHINTE.ALL_0E to	W
		0.	
4	ALL_FEC	ALL_F Interrupt Enable Clear: It is used to clear BHINTE.ALL_FE to	W
		0.	



3	DECFEC	Decoding Finish Interrupt Enable Clear: It is used to clear	W
		BHINTE.DECFE to 0.	
2	ENCFEC	Encoding Finish Interrupt Enable Clear: It is used to clear	W
		BHINTE.ENCFE to 0.	
1	UNCOREC	Uncorrection Error Interrupt Enable Clear: It is used to clear	W
		BHINTE.ENCFE to 0.	
0	ERREC	Error Interrupt Enable Clear: It is used to set BHINTE.ERRE to 0.	W

# 4.2.10 BCH Interrupt Enable Register (BCHINTE)

BCHINTE is a 32-bit read/write register that is used to enable/disable interrupts during BCH correction. It is initialized by any reset.

	ВС	HIN	ITE																										0x	130	)10 <sup>-</sup>	118
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												Res	serv	⁄ed												DERRE	ALL_0E	ALL_FE	DECFE	ENCFE	UNCORE	ERRE
RS T	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:7	Reserved	Writes to these bits have no effect and read always as 0.	R
6	DERRE	DMA Error Interrupt Enable: It is used to enable or disable dma	RW
		transfer error interrupt.	
		DERRE Description	
		O Disable DMA error interrupt (Initial value)	
		1 Enable DMA error interrupt	
5	ALL_0E	ALL_0 Interrupt Enable: It is used to enable or disable all_0 data	RW
		interrupt.	
		ALL_0E Description	
		0 Disable ALL_0 data interrupt (Initial value)	
		1 Enable ALL_0 data interrupt	
4	ALL_FE	ALL_F Interrupt Enable: It is used enable or disable all_f data	RW
		interrupt.	
		ALL_FE Description	
		Disable ALL_F data interrupt (Initial value)	
		1 Enable ALL_F data interrupt	
3	DECFE	Decoding Finish Interrupt Enable: It is used to enable or disable	RW
		decoding finish interrupt.	
		DECFE Description	
		0 Disable Decoding Finish Interrupt (Initial value)	



		1 Enable Decoding Finish Interrupt	
2	ENCFE	Encoding Finish Interrupt Enable: It is used to enable or disable	RW
		encoding finish interrupt.	
		ENCFE Description	
		Disable Encoding Finish Interrupt (Initial value)	
		1 Enable Encoding Finish Interrupt	
1	UNCORE	Uncorrection Error Interrupt Enable: It is used to enable or disable	RW
		uncorrection error interrupt.	
		UNCORE Description	
		Disable Uncorrectable Error interrupt (Initial value)	
		Enable Uncorrectable Error Interrupt	
0	ERRE	Error Interrupt Enable: It is used to enable or disable error interrupt.	RW
		ERRE Description	
		Disable Error interrupt (Initial value)	
		2. Enable Error interrupt	

## 4.2.11 BCH Error Report Register (BCHERRn, n=0,1,2,3)

BCHERRn is 32-bit read/write register that contains the index for each error after BCH decoding. It is initialized by any reset and BRST of BCHCR.

BCHERR0 contains INDEX0 and INDEX1.

BCHERR1 contains INDEX2 and INDEX3.

BCHERR2 contains INDEX4 and INDEX5.

BCHERR3 contains INDEX6 and INDEX7.

	BCI BCI BCI	HEF	RR:	1																									0x 0x	130 :130 :130 :130	)10 <sup>2</sup>	124
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Reserved					IN	IDE	Xn	(n=1	1,3,	5,7]	)					Reserved					IN	IDE	Xn	(n=(	0,2,	4,6)	)			
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:29	Reserved	Writes to these bits have no effect and read always as 0.	R
28:16	INDEXn	Error Bit Index: It is used to indicate the location of the error bit. For	R
		example, INDEX=2, it means the second bit is an error bit.	
15:13	Reserved	Writes to these bits have no effect and read always as 0.	R



12	2:0	INDEXn	Error Bit Index: It is used to indicate the location of the error bit. For	R
			example, INDEX=1, it means the first bit is an error bit.	



## 4.3 BCH Operation

BCH controller uses BCH(n, k) codes. Here n is less and equal to 8191-bit and k is less and equal to 8087-bit in 8-bit correction and 8139-bit in 4-bit correction. During encoding, hardware will generate 104-bit parity data in 8-bit correction or 52-bit parity data in 4-bit correction. Parity data can be read out by cpu or dma. During decoding, if there are error bits in data block, after decoding BCHERRn registers will hold the error bit location that can be read by cpu or dma.

## 4.3.1 Endcoding Sequence

BCH encoding can be operated by cpu or dma.

#### 4.3.1.1 CPU

- a) Set BCHCR.BCHE to 1 to enable BCH controller
- b) Select 4-bit or 8-bit correction by setting BCHCR.BSEL
- c) Set BCHCR.ENCE to 1 to enable encoding
- d) Set BCHCR.BRST to 1 to reset BCH controller
- e) Set BCHCNT.ENC\_COUNT to data block size in bytes
- f) Byte-write all data block to BCHDR
- g) Check BCHINTS.ENCF bit or by enabling encoding finish interrupt
- h) When encoding finishes, read out the parity data in BCHPARn

#### 4.3.1.2 DMA

- a) Set BCHCR.BCHE to 1 to enable BCH controller
- b) Select 4-bit or 8-bit correction by setting BCHCR.BSEL
- c) Set BCHCR.ENCE to 1 to enable encoding
- d) Set BCHCR.BRST to 1 to reset BCH controller
- e) Set BCHCNT.ENC\_COUNT to data block size in bytes
- f) Set BCHCR.BDMA to 1 to select DMA transfer
- g) Start DMA transfer after configuring DMA channel
- h) DMA read data block from system memory and write to BCH controller automatically
- i) DMA will wait BCH encoding request when finishes writing data block
- j) BCH controller will issue encoding request to DMA when encoding ends
- k) DMA start to read out parity data
- I) After parity data is read out, BCH automatically reset itself and clear BCHINT.ENCF

Note: When DMA is enabled, software should guarantee not to enable encoding finish interrupt.

#### 4.3.2 Decoding Sequence

BCH decoding can be operated by cpu or dma.



#### 4.3.2.1 CPU

- a) Set BCHCR.BCHE to 1 to enable BCH controller
- b) Select 4-bit or 8-bit correction by setting BCHCR.BSEL
- c) Clear BCHCR.ENCE to 0 to enable decoding
- d) Set BCHCR.BRST to 1 to reset BCH controller
- e) Set BCHCNT.DEC COUNT to data block size in bytes
- f) Byte-write all data block to BCHDR
- g) Check BCHINTS.DECF bit or by enabling decoding finish interrupt
- h) When decoding finishes, read out the status in BCHINT and error report in BCHERRn

#### 4.3.2.2 Decoding Sequence

- a) Set BCHCR.BCHE to 1 to enable BCH controller
- b) Select 4-bit or 8-bit correction by setting BCHCR.BSEL
- c) Clear BCHCR.ENCE to 0 to enable decoding
- d) Set BCHCR.BRST to 1 to reset BCH controller
- e) Set BCHCNT.DEC COUNT to data block size in bytes
- f) Set BCHCR.BDMA to 1 to select DMA transfer
- g) Start DMA transfer after configuring DMA channel
- h) DMA read data block from system memory and write to BCH controller automatically
- i) DMA will wait BCH decoding request when finishes writing data block
- j) BCH controller will issue decoding request to DMA when decoding ends
- k) DMA start to read out bch int status and error report data and write to memory
- I) If using descriptor DMA, if the data block needs error correction, the current data block syndrome generation and last data block error correction can be executed in pipeline automatically by DMA
- m) After status and error report data is read out, BCH automatically reset itself and clear BCHINT.DECF and Error status in BCHINT

Note: if the data block is all 0xf, BCH will set All f bit in BCHINT and doesn't do error correction.



# **5 DMA Controller**

DMA controller (DMAC) is dedicated to transfer data between on-chip peripherals (MSC, AIC, UART, etc.), external memories, and memory-mapped external devices.

#### 5.1 Features

- Support up to 6 independent DMA channels
- Descriptor or No-Descriptor Transfer
- Transfer data units: byte, 2-byte (half word), 4-byte (word), 16-byte or 32-byte
- Transfer number of data unit: 1 ~ 2<sup>24</sup>
- Independent source and target port width: 8-bit, 16-bit, 32-bit
- Two channel priority modes: fixed, round robin.



# 5.2 Register Descriptions

**Table 5-1 DMAC Registers** 

Name	Description	RW	Reset Value	Address	Access Size (bit)
DSA0	DMA Source Address 0	RW	0x0	0x13020000	32
DTA0	DMA Target Address 0	RW	0x0	0x13020004	32
DTC0	DMA Transfer Count 0	RW	0x0	0x13020008	32
DRT0	DMA Request Source 0	RW	0x0	0x1302000C	32
DCS0	DMA Channel Control/Status 0	RW	0x0	0x13020010	32
DCM0	DMA Command 0	RW	0x0	0x13020014	32
DDA0	DMA Descriptor Address 0	RW	0x0	0x13020018	32
DSA1	DMA Source Address 1	RW	0x0	0x13020020	32
DTA1	DMA Target Address 1	RW	0x0	0x13020024	32
DTC1	DMA Transfer Count 1	RW	0x0	0x13020028	32
DRT1	DMA Request Source 1	RW	0x0	0x1302002C	32
DCS1	DMA Channel Control/Status 1	RW	0x0	0x13020030	32
DCM1	DMA Command 1	RW	0x0	0x13020034	32
DDA1	DMA Descriptor Address 1	RW	0x0	0x13020038	32
DSA2	DMA Source Address 2	RW	0x0	0x13020040	32
DTA2	DMA Target Address 2	RW	0x0	0x13020044	32
DTC2	DMA Transfer Count 2	RW	0x0	0x13020048	32
DRT2	DMA Request Source 2	RW	0x0	0x1302004C	32
DCS2	DMA Channel Control/Status 2	RW	0x0	0x13020050	32
DCM2	DMA Command 2	RW	0x0	0x13020054	32
DDA2	DMA Descriptor Address 2	RW	0x0	0x13020058	32
DSA3	DMA Source Address 3	RW	0x0	0x13020060	32
DTA3	DMA Target Address 3	RW	0x0	0x13020064	32
DTC3	DMA Transfer Count 3	RW	0x0	0x13020068	32
DRT3	DMA Request Source 3	RW	0x0	0x1302006C	32
DCS3	DMA Channel Control/Status 3	RW	0x0	0x13020070	32
DCM3	DMA Command 3	RW	0x0	0x13020074	32
DDA3	DMA Descriptor Address 3	RW	0x0	0x13020078	32
DSA4	DMA Source Address 4	RW	0x0	0x13020080	32
DTA4	DMA Target Address 4	RW	0x0	0x13020084	32
DTC4	DMA Transfer Count 4	RW	0x0	0x13020088	32
DRT4	DMA Request Source 4	RW	0x0	0x1302008C	32
DCS4	DMA Channel Control/Status 4	RW	0x0	0x13020090	32
DCM4	DMA Command 4	RW	0x0	0x13020094	32
DDA4	DMA Descriptor Address 4	RW	0x0	0x13020098	32



DSA5	DMA Source Address 5	RW	0x0	0x130200A0	32
DDA5	DMA Target Address 5	RW	0x0	0x130200A0	32
DTC5	DMA Target Address 5  DMA Transfer Count 5	RW		0x130200A4 0x130200A8	32
DRT5	DMA Request Source 5	RW	0x0 0x0	0x130200A6	32
DCS5	DMA Channel Control/Status 5	R/W	0x0	0x130200AC	32
DCS5 DCM5	DMA Charmer Control/Status 5	RW	0x0	0x130200B0 0x130200B4	32
DDA5	DMA Descriptor Address 5	RW	0x0	0x130200B4 0x130200B8	32
DDAS	DIVIA Descriptor Address 5	TXVV	UXU	0.13020060	32
DSD0	DMA Stride Address 0	RW	0x0	0x130200C0	32
DSD0	DMA Stride Address 1	RW	0x0	0x130200C0 0x130200C4	32
DSD1	DMA Stride Address 1  DMA Stride Address 2	RW	0x0	0x130200C4 0x130200C8	32
DSD2 DSD3	DMA Stride Address 3	RW	0x0	0x130200C8	32
DSD4	DMA Stride Address 4	RW	0x0	0x130200D0	32
DSD5	DMA Stride Address 5	RW	0x0	0x130200D4	32



DMAC1	DMA Control 1 Register	R/W	0x0	0x13020300	32
DIRQP1	DMA Interrupt Pending 1	R	0x0	0x13020304	32
DDR1	DMA Doorbell 1 Register	RW	0x0	0x13020308	32
DDRS1	DMA Doorbell Set 1 Register	W	0x0	0x1302030C	32
DCKE1	DMA Clock Enable 1 Register	W	0x0	0x13020310	32


# 5.2.1 DMA Source Address (DSAn, $n = 0 \sim 5$ )

DSA0, DSA1, DSA2, DSA3, DSA4, DSA5

0x13020000, 0x13020020, 0x13020040, 0x13020060, 0x13020080, 0x130200a0

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0





### 5.2.2 DMA Target Address (DTAn, $n = 0 \sim 5$ )

DTA0, DTA1, DTA2, DTA3, DTA4, DTA5 0x13020004, 0x13020024, 0x13020044, 0x13020064, 0x13020084, 0x13020084

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

TA

RST 0	0 0 0 0	) (	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bits	Name											D	es	crip	otic	n											R۷	N
31.0	ТΔ		Τa	arne	≙t n	hve	ical	ado	dre	20																	R۷	V

### 5.2.3 DMA Transfer Count (DTCn, $n = 0 \sim 5$ )

DTC0, DTC1, DTC2, DTC3, DTC4, DTC5

0x13020008, 0x13020028, 0x13020048, 0x13020068, 0x13020088, 0x130200a8

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0




Bits	Name	Description	RW
31:24	Reserved	Write has no effect, read as zero	R
23:0	TC	When Stride address transfer is disabled:	RW
		TC hold the number of data unit to transfer and it counts down to 0 at the	
		end;	
		When Stride address transfer is enabled:	
		TC composes of two parts:	
		The lower 16 bits: the number of data unit for sub-block transfer	
		The higher 8 bits: the number of sub-block	
		And both the two parts count down to 0 at the end.	



# 5.2.4 DMA Request Types (DRTn, $n = 0 \sim 5$ )

DRT0, DRT1, DRT2, DRT3, DRT4, DRT5 0x1302000c, 0x1302002c, 0x1302004c, 0x1302006c, 0x1302008c, 0x130200ac



Bits	Name	Description	RW
31:6	Reserved	Write has no effect, read as zero	R
5:0	RT	Transfer request type	RW

**Table 5-2 Transfer Request Types** 

RT5-0	Description
000000	External request with DREQn, (external address ←→ external device with DACKn)
000001	NAND DMA request (external address → external address)
000010	BCH Encoding DMA request
000011	BCH Decoding DMA request
000100	Reserved
000101	Reserved
000110	Reserved
000111	Reserved
001000	Auto-request (ignore RDIL3-0, external address → external address)
001001	TSSI receive-fifo-full transfer request (TS fifo → external address)
001010	Reserved
001011	Reserved
001100	Reserved
001101	Reserved
001110	UART3 transmit-fifo-empty transfer request (external address → UTHR)
001111	UART3 receive-fifo-full transfer request (URBR → external address)
010000	UART2 transmit-fifo-empty transfer request (external address → UTHR)
010001	UART2 receive-fifo-full transfer request (URBR → external address)
010010	UART1 transmit-fifo-empty transfer request (external address → UTHR)
010011	UART1 receive-fifo-full transfer request (URBR → external address)
010100	UART0 transmit-fifo-empty transfer request (external address → UTHR)
010101	UART0 receive-fifo-full transfer request (URBR → external address)
010110	SSI transmit-fifo-empty transfer request
010111	SSI receive-fifo-full transfer request
011000	AIC transmit-fifo-empty transfer request
011001	AIC receive-fifo-full transfer request




011010	MSC transmit-fifo-empty transfer request
011011	MSC receive-fifo-full transfer request
011100	TCU channel n (overflow interrupt, external address → external address space)
011101	SADC transfer request (SADC → external address)
011110	MSC1 transmit-fifo-empty transfer request
011111	MSC1 receive-fifo-full transfer request
100000	SSI1 transmit-fifo-empty transfer request
100001	SSI1 receive-fifo-full transfer request
100010	PM transmit-fifo-empty transfer request
100011	PM receive-fifo-full transfer request
Other	Reserved

#### NOTES:

- Only auto request can be concurrently selected in all channels with different source and target address.
- For on-chip device DMA request except TCU, the corresponding source or target address that map to on-chip device must be set as fixed.

### 5.2.5 DMA Channel Control/Status (DCSn, $n = 0 \sim 5$ )

DCS0, DCS1, DCS2, DCS3, DCS4, DCS5 0x13020010, 0x13020030, 0x13020050, 0x13020070, 0x13020090, 0x130200b0



Bits	Name	Description	RW
31	NDES	Descriptor or No-Descriptor Transfer Select:	RW
		0, Descriptor Transfer; 1, No-descriptor Transfer	
30	DES8	Descriptor 8 Word:	RW
		0, 4-word descriptor; 1, 8-word descriptor	
29:24	Reserved	Write has no effect, read as zero	R
23:16	CDOA	Copy of offset address of last completed descriptor from that in DMA	RW
		command register. Software could know which descriptor is just	
		completed combining with count terminate interrupt resulted by DCSn.CT	
		(Ignored in No-Descriptor Transfer)	
15:8	Reserved	Write has no effect, read as zero	R
7	BERR	BCH error	RW
		0, no BCH error; 1, BCH error within this transfer	




		(Only channel 0 has this bit for BCH transfer)	
6	INV	Descriptor Invalid error:	RW
		0, no invalid error; 1, descriptor invalid, DCMn.V bit is loaded as 0	
		(Ignored in No-Descriptor Transfer)	
5	Reserved	Write has no effect, read as zero	R
4	AR	Address Error:	RW
		0, no address error; 1, address error	
3	TT	Transfer Terminate:	RW
		0, No-Link Descriptor or No-Descriptor DMA transfer does not end;	
		1, No-Link Descriptor or No-Descriptor DMA transfer end	
2	HLT	DMA halt:	RW
		0, DMA transfer is in progress; 1, DMA halt	
1	СТ	Count Terminate:	RW
		0, Link DMA transfer does not end; 1, Link DMA transfer end	
		(Ignored in No-Descriptor Transfer)	
0	CTE	Channel transfer enable:	RW
		0, disable; 1, enable	

### 5.2.6 DMA Channel Command (DCMn, $n = 0 \sim 5$ )

DCM0, DCM1, DCM2, DCM3, DCM4, DCM5

0x13020014, 0x13020034, 0x13020054, 0x13020074, 0x13020094, 0x130200b4



Bits	Name	Description	RW
31	EACKS	External DACK Output Level Select:	RW
		0, active high; 1, active low	
		(Only channel 2 support external transfer)	
30	EACKM	External DACK Output Mode Select:	RW
		0, output in read cycle; 1, output in write cycle	
		(Only channel 2 support external transfer)	
29:28	ERDM	External DREQ Detection Mode Select:	RW
		00, Low level detection	
		01, Falling edge detection	
		10, High level detection	
		11, Rising edge detection	



		(Only channel 2 support external transfer)	
27:26	Reserved	Write has no effect, read as zero	R
25	BLAST	BCH/NAND last:	RW
		0, non-last data block for BCH/NAND; 1, last data block for BCH/NAND	
		(Only channel 0 support BCH transfer; all channel support Nand transfer,	
		when it is used for nand, it means the last data block transfer for one nand	
		dma request detection)	
24	Reserved	Write has no effect, read as zero	R
23	SAI	Source Address Increment:	RW
		0, no increment; 1, increment	
22	DAI	Target Address Increment:	RW
		0, no increment; 1, increment	
19:16	RDIL	Request Detection Interval Length:	RW
		Set the number of transfer unit between two requests detection in single	
		mode. Please refer to following Table 5-3	
15:14	SP	Source port width:	RW
		00, 32-bit; 01, 8-bit; 10, 16-bit; 11, reserved	
13:12	DP	Target port width:	RW
		00, 32-bit; 01, 8-bit; 10, 16-bit; 11, reserved	
		(Note: for bch transfer encoding, DP only can be 32-bit or 8-bit; for bch	
		decoding, DP only can be 32-bit)	
11	Reserved	Write has no effect, read as zero	R
10:8	TSZ	Transfer Data Size of a data unit:	RW
		000, 32-bit; 001, 8-bit; 010, 16-bit; 011, 16-byte; 100, 32-byte; others,	
		reserved	
7	TM	Transfer Mode:	RW
		0, single mode; 1, block mode	
6	Reserved	Write has no effect, read as zero	R
5	STDE	Stride Disable/Enable:	RW
		0, address stride disable; 1, address stride enable;	
4	V	Descriptor Valid flag:	R
		0, Descriptor Invalid; 1, Descriptor Valid for transfer	
		(Ignored in No-Descriptor Transfer and in BCH decoding transfer and in	
		Descriptor Transfer with VM=0)	
3	VM	Descriptor Valid Mode:	RW
		0, V bit is ignored; 1, Support V bit	
		(Ignored in No-Descriptor and in BCH decoding transfer)	
2	VIE	DMA Valid Error Interrupt Enable:	RW
		0, disable; 1, enable	
		(Ignored in No-Descriptor Transfer)	
1	TIE	Transfer Interrupt Enable (TIE):	RW
		0, disable interrupt; 1, enable interrupt when TT is set to 1	



0	LINK	Descriptor Link Enable:	RW
		0, disable; 1, enable	
		(Ignored in No-Descriptor Transfer)	

### **Table 5-3 Detection Interval Length**

RDIL	Description
0	Interval length is 0
1	Interval length is 2 transfer unit
2	Interval length is 4 transfer unit
3	Interval length is 8 transfer unit
4	Interval length is 12 transfer unit
5	Interval length is 16 transfer unit
6	Interval length is 20 transfer unit
7	Interval length is 24 transfer unit
8	Interval length is 28 transfer unit
9	Interval length is 32 transfer unit
10	Interval length is 48 transfer unit
11	Interval length is 60 transfer unit
12	Interval length is 64 transfer unit
13	Interval length is 124 transfer unit
14	Interval length is 128 transfer unit
15	Interval length is 200 transfer unit

### 5.2.7 DMA Descriptor Address (DDAn, $n = 0 \sim 5$ )

This register is ignored in No-Descriptor Transfer.

DDA0, DDA1, DDA2, DDA3, DDA4, DDA5

0x13020018, 0x13020038, 0x13020058, 0x13020078, 0x13020098, 0x130200b8

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

DBA	DOA	Reserved

RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:12	DBA	Descriptor Base Address	RW
11:4	DOA	Descriptor Offset Address	RW
3:0	Reserved	Write has no effect, read as zero	R



### 5.2.8 DMA Stride Address (DSDn, $n = 0 \sim 5$ )

This register is ignored in No-Descriptor Transfer.

When address stride transfer is enabled in Descriptor mode, after a sub-block defined in DTCRn is finished transferring, the source or target stride address will be added up to the corresponding source or target address and the transfer will keep going until the transfer ends which means TC in DTCRn reach 0.

DSD0, DSD1, DSD2, DSD3, DSD4, DSD5

0x130200C0, 0x130200C4, 0x130200C8, 0x130200CC, 0x130200D0, 0x130200D4

Bit	31 30 29 28	27 26	25 24	23 2	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0


								TS	SD															SS	SD							
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1101 0 0	0 0 0		0 0
Bits	Name	Description	RW
31:16	TSD	Target Stride Address	RW
15:0	SSD	Source Stride Address	RW

#### 5.2.9 DMA Control

DMAC1 controls channel 0~5.

DMAC1 0x13020300



Bits	Name	Description	RW
31	FMSC	MSC Fast DMA mode:	RW
		0, normal DMA transfer; 1, fast DMA transfer	
30	FSSI	SSI Fast DMA mode:	RW
		0, normal DMA transfer; 1, fast DMA transfer	
29	FTSSI	TSSI Fast DMA mode:	RW
		0, normal DMA transfer; 1, fast DMA transfer	
28	FUART	UART Fast DMA mode:	RW
		0, normal DMA transfer; 1, fast DMA transfer	




27	FAIC	AIC Fast DMA mode:	RW
21	FAIC		KW
		0, normal DMA transfer; 1, fast DMA transfer	
26:10	Reserved	Write has no effect, read as zero.	R
9:8	PM	Channel priority mode:	RW
		00, CH0, CH1 > CH2, CH3, CH4, CH5	
		01, CH1, CH2 > CH0, CH3, CH4, CH5	
		10, CH2, CH3 > CH0, CH1, CH4, CH5	
		11, CH3, CH4 > CH0, CH1, CH2, CH5	
		For example, when PM == 2'b00, it means set1 includes ch0 and ch1 and	
		set2 includes ch2~ch5, set 1 has the higher priority than set 2, within one	
		set, channel priority is round robin, that is:	
		$ch0\rightarrow ch1\rightarrow ch2\rightarrow ch0\rightarrow ch1\rightarrow ch3\rightarrow ch0\rightarrow ch1\rightarrow ch4\rightarrow ch0\rightarrow ch1\rightarrow ch5$	
7:4	Reserve	Write has no effect, read as zero.	R
3	HLT	Global halt status, halt occurs in any channel, the bit should set to 1.	RW
		0, no halt	
		1, halt occurred	
2	AR	Global address error status, address error occurs in any channel, the bit	RW
		should be set to 1.	
		0, no address error	
		1, address error occurred	
1	Reserved	Write has no effect, read as zero.	R
0	DMAE	Global DMA transfer enable.	RW
		0, disable DMA channel transfer	
		1, enable DMA channel transfer	

Note: FMSC/FSSI/FTSSI/FUART/FAIC bit either in DMAC1 is set, the corresponding dma transfer for MSC(MSC1), SSI(SSI1), UART0~3, AIC is in fast dma mode.

### 5.2.10 DMA Interrupt Pending (DIRQP)

DMAC supports total 6 pending interrupt.

DIRQP 0x13020304



Bits	Name	Description	RW
31:6	Reserved	Write has no effect, read as zero.	R




5:0	CIRQn	CIRQn (n=0~5) denotes pending status for corresponding channel	RW
		0, no abnormal situation or normal DMA transfer is in progress	
		1, abnormal situation occurred or normal DMA transfer done	

# 5.2.11 DMA Doorbell (DDR)

DDR supports channel 0~5.

DDR 0x13020308



Bits	Name	Description	RW
31:8	Reserved	Write has no effect, read as zero	R
7:0	DBn	DMA Doorbell for each channel, n=0~5, for example DB0 is for DMA	R
		channel 0. Software set it to 1 and hardware clears it to 0.	
		0, disable DMA controller to fetch the first descriptor or DMA controller	
		clears it to 0 as soon as it starts to fetch the descriptor	
		1, Write 1 to DDS will set the corresponding DBn bit to 1 and enable DMA	
		controller to fetch the first descriptor	
		For example, write 0x00000001 to DDS, DB0 bit is set to 1 and enable	
		DMA channel 0 to fetch the first descriptor.	
		Write 0 to DDS, no meaning.	

### 5.2.12 DMA Doorbell Set (DDRS)

DDRS supports channel 0~5.

DDRS 0x1302030c

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												R	ese	erve	d												DBS5	DBS4	DBS3	DBS2	DBS1	DBS0
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Bits	Name	Description	RW
31:8	Reserved	Write has no effect, read as zero	R
7:0	DBSn	DMA Doorbell Set for each channel	W
		0, ignore	
		1, Set the corresponding DBn bit to 1	



# 5.2.13 DMA Clock Enable (DCKE)

DCKE supports channel 0~5.

DCKE 0x13020310



Bits	Name	Description	RW
31:8	Reserved	Write has no effect, read as zero	R
7:0	DCKEn	DMA Clock Enable for each channel	W
		0, ignore	
		1, Set the corresponding DCKEn bit to 1	



### 5.3 DMA manipulation

#### 5.3.1 Descriptor Transfer

#### 5.3.1.1 Normal Transfer

To do proper Descriptor DMA transfer, do as following steps:

- First of all, open channel clock by setting DCKEn register for corresponding channel
- 1 Check whether the status of DMA controller are available, that is, for global control (DMAC), ensure that DMAC.AR=0 and DMAC.HLT=0; while for expected channels, ensure that DCSn.AR=0, DCSn.HLT=0, DCSn.TT=0, DTCn=0 and DCSn.INV=0.
- 2 Select 4 word or 8 word descriptor by DCSn.DES8
- 3 For Descriptor transfer, guarantee DCSn.NDES=0
- 4 Initiate channel request register DRSRn
- Build descriptor in memory. Write the first descriptor address in DDAn and the address must be 16Bytes aligned in 4word descriptor and 32Bytes aligned in 8word descriptor. The descriptor address includes two parts: Base and Offset address. If the descriptor is linked, the 32-bit address of next descriptor is composed of 20-bit Base address in DDAn and 8-bit Offset address in DES3.DOA and the four LSB is 0x0. See Table 5-4 for the detailed 4-word descriptor structure.

Note: if stride address transfer is enabled, the address must be 32Bytes aligned because DES4 needs to read out.

- 6 Set 1 to the corresponding bit in DDR to initiate descriptor fetch
- 7 Set DMAC.DMAE=1 and expected DCSn.CTE=1 to launch DAM transfer
- 8 Hardware clears the corresponding bit in DDR as soon as it starts to fetch the descriptor.
- 9 If DES0.V =0 and DES0.VM=1, DMAC stops and set DCSn.INV=1. Otherwise, it waits for dma request from peripherals to start dma transfer
- After DMAC completes the current descriptor dma transfer, if DES0.VM=1, it clears DES0.V to 0 and writes back to memory. If DES0.Link=1, it sets DCSn.CT to 1, otherwise it sets DCSn.TT to 1. If the interrupt enabled, it will generates the corresponding interrupts.
- If DES0.LINK=1, after DMAC completes the current descriptor dma transfer and return to fetch the next descriptor and continues dma transfer until completes the descriptor dma transfer which DES0.LINK=0.
- When transfer end, clr DCSn.CTE to 0 to close the channel, and then clear DCSn.TT and DCSn.CT bits



# **Table 5-4 Descriptor Structure**

Word	Bit	Name	Function
1st (DES0)	31	EACKS	External DMA DACKn output polarity select
	30	EACKM	External DMA DACKn output Mode select
	29-28	ERDM	External DMA request detection Mode
	27	EOPM	External DMA End of process mode
	26	Reserved	
	25	BLAST	BCH Last (Only for BCH and Nand transfer)
	24	Reserved	
	23	SAI	Source Address Increment
	22	DAI	Target Address Increment
	21-20	Reserved	
	19-16	RDIL	Request Detection Interval Length
	15-14	SP	Source port width
	13-12	DP	Target port width
	11	Reserved	
	10-8	TSZ	Transfer Data Size
	7	TM	Transfer Mode
	6	Reserved	
	5	STDE	Stride transfer enable
	4	V	Descriptor Valid
	3	VM	Descriptor Valid Mode
	2	VIE	Descriptor Invalid Interrupt Enable
	1	TIE	Transfer Interrupt Enable
	0	LINK	Descriptor Link Enable
2nd (DES1)	31-0	DSA	Source Address
3rd (DES2)	31-0	DTA	Target Address
4th (DES3)	31-24	DOA	Descriptor Offset address
	23-0	DTC	Transfer Counter
5th (DES4)	31-16	TSD	Target Stride Address
	15-0	SSD	Source Stride Address
6th(DES5)	5-0	DRT	DMA Request Type
	31-6	Reserved	
7th(DES6)	31-0	Reserved	
8th(DES7)	31-0	Reserved	








Figure 5-1 Descriptor Transfer Flow

#### 5.3.1.2 Stride Address Transfer

During transfer, source or target address can be not continuous and the source and target stride offset address are showed in DSDn registers.




Figure 5-2 Example for Stride Address Transfer

#### 5.3.1.3 BCH DMA Transfer

Channel 0 supports BCH DMA transfer.

During BCH encoding, DMA read data from memory pointed by DSAR0 and write to BCH data register BHDR, after BCH encoding finishes, DMA write BHINT and BCH parity data BHPAR0~3 (8-bit BCH) or BHPAR0~1 (4-bit BCH) respectively to memory pointed by DTAR0, and then DMA clear BHINT and set BCH reset to BCH automatically.


During BCH decoding, DMA read data from memory pointed by DSAR0 and write to BCH data register BHDR, after BCH decoding finishes, if there is error in the data block, DMA will write BHINT, BHERR0~3 (8-bit BCH) or BHERR0~1 (4-bit BCH) to memory pointed by DTAR0 or if there is no error in the data block, DMA will only write BHINT to memory, and then DMA clear BHINT and set BCH reset to BCH. If multiple data block are linked to wait for BCH decoding, data transfer and decoding can be executed in pipeline, that is when the first data block is being decoding, and second data can be transfer to BCH for syndrome generation.

Here one data block means, for encoding, the entire data bytes need encoding, for decoding, the entire data bytes and parity bytes need decoding. DCM.BLAST must be used in descriptor BCH transfer. When one data block is in a continuous memory space, BLAST must be set to 1 for this data block; when one data block is linked in multiple data space, BLAST must be set to 1 for the last data



space.

#### 5.3.1.4 Nand Transfer



### 5.3.2 No-Descriptor Transfer

To do proper DMA transfer, do as following steps:

- 0 First of all, check whether the status of DMA controller are available, that is, for global control (DMAC), ensure that DMAC.AR=0 and DMAC.HLT=0; while for expected channels, ensure that DCSn.AR=0, DCSn.HLT=0 and DCSn.TT=0 and DTCn=0.
- 1 For each channel n, initialize DSAn, DTAn, DTCn, DRTn, DCSn, DCMn properly
- 2 Set DMAC.DMAE=1 and expected DCSn.CTE=1 and DCSn.NDES=1 to launch DAM transfer

For a channel with auto-request (DRTn.RT=0x8), the transfer begins automatically when the DCSn.CTE bit and DMAC.DMAE bit are set to 1. While for a channel with other request types, the transfer does not start until a transfer request is issued and detected.

For any channel n, The DTCn value is decremented by 1 for each successful transaction of a data unit. When the specified number of transfer data unit has been completed (DTCn = 0), the transfer ends normally. Meanwhile corresponding bit of DIRQP is set to 1. If DCMn.TIE bit is set to 1, an interrupt request is sent to the CPU. However, during the transfer, if a DMA address error occurs, the transfer is suspended, both DCSn.AR and DMAC.AR are set to 1 as well as corresponding bit of DIRQP. Then an interrupt request is sent to the CPU despite of DCMn.TIE.

Sometimes, for example, an UART parity error occurs for a channel that is transferring data between such UART and another terminal. In the case, both DCSn.HLT and DMAC.HLT are set to 1 and the transfer is suspended. Software should identify halt status by checking such two bits and re-configure DMA to let DMA rerun properly later.

For non-descriptor BCH transfer, there is no pipeline execution for BCH decoding. DCM.BLAST



doesn't need to be set in non-descriptor BCH transfer.

#### 5.4 DMA Requests

DMA transfer requests are normally generated from either the data transfer source or target, but also they can be issued by on-chip peripherals that are neither the source nor the target. There are two DMA transfer request types: auto-request, and on-chip peripheral request. For any channel n, its transfer request type is determined through DRTn.

#### 5.4.1 Auto Request

When there is no explicit transfer request signal available, for example, memory-to-memory transfer or memory to some on-chip peripherals like GPIO, the auto-request mode allows the DMA to automatically generate a transfer request signal internally. Therefore, when DMA initialization done, once the DMAC.DMAE and DCSn.CTE are set to 1, the transfer begins immediately in channel n which DRTn=0x8.

### 5.4.2 On-Chip Peripheral Request

In the mode, transfer request signals come from on-chip peripherals. All request types except 0x8 (value of DRT) belong to the mode. Note: the transfer byte number for one request detection according to DCMn.RDIL must be equal or less than the byte number according to receive or transmit trigger value of source or target devices.

#### 5.5 DMA Transfer Modes

Each channel can toggles between two transfer modes: single and block

#### 5.5.1 Single Mode

A channel with single mode will periodically detect the request signal according to presetting detection interval length (DCMn.RDIL). Moreover, during the transfer, after a transaction of a data unit (8-bit, 16-bit, 32-bit, 16-byte, or 32-byte), an internal arbitrator in the DMA will arbitrate all active channels again to select one to represent DMA's bus request to participate the AHB bus arbitration.

Above process will repeat when the channel captures the bus again until corresponding DCSn.TT bit equals to 1 or abnormal situation (address error, halt) occurs.

### 5.6 Channel Priorities

There are two dma cores, each one supports 6 channels dma transfer. The two cores have the same priority.

In each core, there are two sets: set 1 has the higher priority than set 2, within each set priority is round robin.



Table 5-5 Relationship among DMA Transfer connection, Request Mode and Transfer Mode

Transfer Connection	Request	Transfer	Data Size (bits)	Channel
	Mode	Mode		
External memory or memory-mapped	Auto	Single	8/16/32	0~5
external device and on-chip	on-chip		16-byte/32-byte	
peripheral module				

# 5.7 Examples

### 5.7.1 Memory-to-memory auto request No-Descriptor Transfer

Suppose you want to do memory move between two different memory regions through channel 3, for example, moving 1KB data from address 0x20001000 to 0x20011000, do as following steps:

- O Check if (DMAC.AR==0 && DMAC.HLT==0 && DCS3.AR==0 && DCS3.HLT==0 && DCS3.CT==0 && DCS3.NDES=1 && DTC3==0)
- 1 If above condition is true, set value 0 to DCS3.CTE to disable the channel 3 temporarily
- 2 Set source address 0x20001000 to DSA3 and target address 0x20011000 to DTA3
- 3 Suppose the data unit is word, set transfer count number 256 (1024/4) to DTC3
- 4 Set auto-request (0x8) to DRT3
- 5 Up to now, only the most important channel control register DCM3 is left, set it carefully:
- 0 Set value 1 to SAI and DAI\*1
- 1 Ignore RDIL because in the case there is no explicit request signal can be detected
- 2 Set word size (0) to SP and DP\*2
- 3 Set single mode (0) to TM<sup>\*3</sup>
- 4 Set value 1 to TIE to let CPU do some post process after the transfer done
- 6 Set value 1 to DCS3.CTE and DMAC.DMAE to launch the transfer in channels 3
- When the transfer terminates normally (DTC3==0 && DCS3.TT==1), DIRQP.CIRQ3 will automatically be set value 1 and an interrupt request will be sent to CPU
- 8 When CPU grants the interrupt request, in the corresponding IRQ handler, software must clear the DCS3.CT to value 0, and the behavior will automatically clear DIRQP.CIRQ3.

#### NOTES:

- 0 Either source or target is a FIFO, must not enable corresponding address increment
- When either source or target need be accessed through EMC (external memory controller), the real port with of the device is encapsulated by EMC, so you can set any favorite port with for it despite of the real one



# 6 AHB Bus Arbiter

### 6.1 Overview

AHB bus arbiter is responsible for AHB bus transactions' arbitrating to provide a fair chance for each AHB master to possess the AHB bus. The refined arbiter in this processor adopts a new arbitrating technique to fulfill the back-to-back feature of AHB protocol. Moreover, dividing two master groups with different privileges supports two arbitrating methods:

- 1. Round-robin possession for masters in the same group
- 2. Preemptive possession for masters with higher privileges

There are two AHB buses in this processor, AHB0 and AHB1. AHB0 is responsible for interconnecting 8 main AHB masters including main CPU core, LCD, IPU, CIM, DMA, USB, the bridge for AHB1 and the bridge for MC. While the AHB1 is responsible for interconnecting 8 AHB masters belonging to video processor including auxiliary CPU core, MC, ME, IDCT, DBLK, DDMA0 for TCSM0, DDMA1 for TCSM1 and the bridge for main CPU core.



# 6.2 Register Descriptions


The base address for memory-mapped registers in the AHB0 bus' arbiter is 0x13000000. The AHB1 bus' arbiter has the same base address as the AHB0, but its memory-mapped registers can only be accessed by auxiliary CPU core.

**Table 6-1 AHB Bus Arbiter Registers List** 

Register	Offset	Size	R/W	Reset	Description
Name				Value	Description
RPIOR	0x00	32	R/W	0x00000000	Master group priority order
CTRL	0x04	32	R/W	0x00000000	AHB monitor control *1
CLKL	0x08	32	R/W	0x00000000	AHB clock counter low *1
EVENT0L	0x0C	32	R/W	0x00000000	AHB bus event 0 counter low *1
EVENT1L	0x10	32	R/W	0x00000000	AHB bus event 1 counter low *1
EVENTH	0x14	32	R/W	0x00000000	AHB bus event & clock counter high *1

NOTES:

### 6.2.1 Priority Order Register



Bits	Name	Description	R/W
31:2	Reserved	Write is ignored, read as zero	R
1:0	PRI	Priority order for AHB0 (first 3 masters belong to high privilege group)	RW
		0: {lcd, ipu, cim}, {dma, localbridge, mcbridge, cpu, usb}	
		1: {lcd, ipu, cpu}, {dma, cim, localbridge, mcbridge, usb}	
		2: {cim, ipu, cpu}, {lcd, dma, usb, localbridge, mcbridge}	
		3: {cim, ipu, dma}, {cpu, lcd, usb, localbridge, mcbridge}	
		Priority order for AHB1 (first 3 masters belong to high privilege group)	
		0: {dblk, mc, aux}, {me, ddma1, idct, bridge, ddma0}	
		1: {dblk, mc, bridge}, {me, aux, ddma1, idct, ddma0}	
		2: {aux, mc, bridge}, {dblk, me, ddma0, ddma1, idct}	
		3: {aux, mc, me}, {bridge, dblk, ddma0, ddma1, idct}	

denotes the register is not implemented in AHB1.



# 6.2.2 Monitor Control Register

	HA	RB	_M(	C																										o	fse	t 4
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Reserved						7	2			2	OM.		Reserved		EV1		Reserved		EVO				Reserved			EV1E	EVOE	CLKE
Rst	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	0	0	0

Bits	Name	Description	R/W
31:24	Reserved	Write is ignored, read as zero	R
23:20	M1	Monitored Master ID in monitor channel 1*1	RW
19:16	M0	Monitored Master ID in monitor channel 0 <sup>*1</sup>	RW
15	Reserved	Write is ignored, read as zero	R
14:12	EV1	AHB bus event encoding for monitor channel 1 <sup>*2</sup>	RW
11	Reserved	Write is ignored, read as zero	R
10:8	EV0	AHB bus event encoding for monitor channel 0 <sup>*2</sup>	RW
7:3	Reserved	Write is ignored, read as zero	R
2	EV1E	Enable montior channel 1. 0, disable; 1, enable	RW
1	EV0E	Enable montior channel 0. 0, disable; 1, enable	RW
0	CLKE	AHB clock counting enable. 0, disable; 1, enable	RW

## NOTES:

Table 6-2 AHB Bus Monitor Events

**Table 6-2 AHB Bus Monitor Events** 

Events	Full Name	Comment
0	bus transaction cycles	exclude idle cycles
1	bus transaction times	total NONSEQ times
2	grant latency*3	total pending request cycles for occurred
		transctions
3	critical grant latency trigger*4	Once the grant latency for one time of bus
		transaction exceeds the critical value preset in the
		counter low register, the associative counter high
		register will accumulate 1
4	single beat transaction times	BURST type is SINGLE
5	fixed length burst transaction times	BURST type is INCR4/8/16 or WRAP4/8/16
6	INCR bust transaction times	BURST type is INCR
7	critical transaction cycles trigger*5	Once the active transaction cycles for one time of
		bus transaction exceeds the critical value preset in
		the counter low register, the associative counter

denotes the masterID encoding are described in the Table 6-3 AHB0 Master-ID

<sup>\*2</sup> denotes the event encoding are described in the



high register will accumulate 1
---------------------------------

NOTES:

\*3, \*4, \*5 denotes that such events are undefined when masterID is ALL

#### Table 6-3 AHB0 Master-ID

Masters	Full Name
0	CPU
1	CIM
2	LCD
3	DMA
4	IPU
5	USB
6	LocalBridge
7	MCBridge
8~14	Reserved
15	ALL (events triggered by any master should be monitored)

### 6.2.3 AHB Clock Counter Low Register

Bits	Name	Description	R/W
31:0	CLKL	Record the low 32 bits of AHB clock counter	RW

### 6.2.4 Event0 Low Register

Bits	Name	Description	R/W	
31:0	EVENT0L	Record the low 32 bits of event 0 counter	RW	



### 6.2.5 Event1 Low Register



Bits	Name	Description	R/W
31:0	EVENT1L	Record the low 32 bits of event 1 counter	RW

### 6.2.6 Event High Register

Bits	Name Description					
31:16	CLKH	Record the high 16 bits of AHB clock counter	RW			
15:8	EVENT1H	Record the high 8 bits of event 1 counter	RW			
7:0	EVENT0H	Record the high 8 bits of event 0 counter	RW			

Note that fields of EVENTH register will not overflow automatically. For example, when EVENT1H reaches 0xFF during monitoring, it remains the value until software modifies it.



# 7 Clock Reset and Power Controller

#### 7.1 Overview

The Clock & Power management block consists of three parts: Clock control, PLL control, and Power control, Reset control.

The Clock control logic can generate the required clock signals including CCLK for CPU, HCLK for the AHB bus peripherals, IPU\_CLK for the IPU, and PCLK for the APB bus peripherals. The chip has one Phase Locked Loops (PLL): for CCLK, HCLK, IPU\_CLK and PCLK, MSCLK, SSICLK, LPCLK. The clock control logic can make slow clocks without PLL and connect/disconnect the clock to each peripheral block by software, which will reduce the power consumption.

For the power control logic, there are various power management schemes to keep optimal power consumption for a given task. The power management block can activate four modes: NORMAL mode, DOZE mode, IDLE mode, SLEEP mode.

For reset control logic, the hardware reset and hibernate reset is extended to more 40ms. It controls or distributes all of the system reset signals.



### 7.2 Clock Generation UNIT

The clock generation unit (CGU) contains one PLL driven by an external oscillator and the clock generation circuit from which the following clocks are derived:

Signal	Description
CCLK	Fast clock for internal operations such as executing instructions from the
	cache. It can be gated during doze and idle mode when all the criteria to
	enter a low power are met.
HCLK	System clock—This signal appears as the HCLK input to the CPU and the
	HCLK to the system. This is a continuous clock (when the system is not in
	sleep mode) It can be gated during Sleep mode when all the criteria to
	enter a low power are met
IPU_CLK	IPU clock for IPU module
PCLK	Peripheral clock – APB BUS device clock
MCLK	Clock for EMC controller
СКО	SDRAM Clock
LPCLK	LCD pixel clock
CIM_MCLK	Clock output from CIM module
CIM_PCLK	Clock input to CIM module
I2SCLK	I2S codec clock
BITCLK	AC97 bit clock
MSC0CLK	MSC0 clock
MSC1CLK	MSC1 clock
SSICLK	SSI0 clock
EXCLK	12M clock output for UART I2C TCU USB2.0-PHY AUDIO CODEC



#### Feature:

On-chip 2MHz~27MHZ oscillator circuit

On-chip 32.768KHZ oscillator circuit

One On-chip phase-locked loops (PLL) with programmable multiplier

CCLK, PCLK, HCLK, MCLK, CKO and LPCLK, I2SCLK, MSC0CLK, MSC1CLK, SSICLK frequency can be changed separately for software by setting registers.

SSI clock supports 50M clock

MSC clock supports 50M clock

Functional-unit clock gating


## 7.2.1 Pin Description

Name	I/O	Description
RTCLK_XI	Input	32.768KHZ Oscillator input signal
RTCLK_XO	Output	32.768KHZ Oscillator output signal
EXCLK	Input	Oscillator input signal
EXCLKO	Output	Oscillator output signal
CIM_MCLK	Output	Clock output from CIM module signal
CIM_PCLK	Input	Clock input to CIM module signal
LPCLK	Output	LCD pix clock signal
СКО	Output	SDRAM clock signal
BITCLK	Inout	I2S/AC97 bit clock
MSC0_CLK	Output	Clock output For MMC0/SD0 Card signal
MSC1_CLK	Output	Clock output For MMC1/SD1 Card signal
SSI_CLK	Output	Clock output from SSI module signal



# 7.2.2 CGU Block Diagram

Following figure illustrates a block diagram of CGU





#### 7.2.3 Clock Overview

There is an internal PLL . PLL input clock is an external input clock EXCLK. Theoretically, EXCLK can be  $2MHz \sim 27MHz$ .

CCLK is CPU clock. It is usually the fastest clock in the chip. This clock represents the chip speed.

HCLK is for on chip high speed peripherals connected to AHB bus.

PCLK is for on chip slow speed peripherals connected to APB bus.

MCLK is external memory bus clock. MCLK represents the SDRAM speed.

CCLK, HCLK, PCLK and MCLK are synchronous clocks that may have different frequencies. They are from the same clock source, the on chip PLL output clock in most cases. HCLK frequency can be equal to CCLK or divided CCLK by an integer. PCLK frequency can be equal to HCLK or divided HCLK by an integer. MCLK frequency can be equal to or half of HCLK.

AC97 in AIC module needs a 12.288MHz BIT clock. It is input from the external AC97 CODEC chip or other clock source.

Besides PLL input, EXCLK also provides device clock or one of device clocks for many peripherals, such as, UART, I2C, TCU, SSI, SADC and WDT

Device clock of MSC (MMC/SD) is taken from software divided PLL output clock. Device clock of SSI is taken from software divided PLL output clock.

LCD's pixel clock are generated from PLL output clock, which are divided by two independent dividers.

The slowest clock is RTCLK, which is usually 12M/512 or 32768Hz



### 7.2.4 CGU Registers


All CGU register 32bit access address is physical address.

**Table 7-1 CGU Registers Configuration** 

Name	description		Reset Value	Address	Access
					Size
CPCCR	Clock Control Register	RW	0x42040000	0x10000000	32
CPPCR	PLL Control Register	RW	0x28080011	0x10000010	32
CPPSR	PLL switch and status register	RW	0x80000000	0x10000014	32
I2SCDR	I2S device clock divider Register	RW	0x00000004	0x10000060	32
LPCDR	LCD pix clock divider Register	RW	0x00000004	0x10000064	32
MSCCDR	MSC clock divider Register	RW	0x00000000	0x10000068	32
SSICDR	SSI clock divider Register	RW	0x00000000	0x10000074	32
CIMCDR	CIM MCLK clock divider Register		0x00000004	0x1000007C	32

### 7.2.4.1 Clock Control Register

The Clock Control Register (CPCCR) is a 32-bit read/write register, which controls CCLK, HCLK, PCLK, MCLK and LDCLK division ratios. It is initialized to 0x42000000 by any reset. Only word access can be used on CPCCR.



Bits	Name	Description	RW				
31	I2CS	I2S Clock Source Selection. Selects the I2S clock source between PLL	RW				
		output and pin EXCLK					
		2S clock source is EXCLK					
		I2S clock source is PLL output divided by I2SDIV					
		If EXCLK is 12M, please don't change the bit					
30	Reserved		RW				
29	UCS	UDC PHY Clock Source Selection. Selects the UDC PHY clock source	RW				
		between PLL output and pin EXCLK.					
		0: UDC clock source is pin EXCLK					
		1: UDC clock source is PLL output					



		If EXCLK is	12M, please	don't change	the bit		
28:23	UDIV	+				PHY clock source is	RW
		PLL (UCS bit is 1), this field specified the UDC PHY clock division ratio,					
		which varies	from 1 to 64	(division ratio	o = UDIV + 1)		
22	CE	change enab	le. If CE is 1	, writes on CI	DIV, HDIV, IP	U_DIV, PDIV, MDIV,	RW
		UDIV, PXDI\	or LDIV wil	l start a freque	ency changing	g sequence	
		immediately.	When CE is	0, writes on C	DIV, HDIV, IF	PU_DIV, PDIV, MDIV,	
						anging sequence	
		_			•	PLL multiple ratio	
			-	L Disable Se	•		
			•	ated in PLL m	iultiple ratio c	hanging sequence or	
		PLL Disable	•	_4   :	4 - I		
21	PCS	•		ated immedia		ena plank for MCC ISC	RW
21	PC3	PLL out clock source clock selection. It supplies source clock for MSC I2 LCD UDC SSI					
				PLL output di	vided by 2		
		1: divider clo		•	vided by Z		
				it according t	o various nee	ds	
20	Reserved			,,, acce, ag .			R
19:16	IPU DIV	Divider for IF	U Clock Fre	guency. Spec	ified the IPU	CLK division ratio.	RW
	0_5			19~16: HDIV	<del>_</del>	Description	
		0	0	0	0	X1	
		0	0	0	1	X1/2	
		0	0	1	0	X1/3	
		0	0	1	1	X1/4	
		0	1	0	0	X1/6	
		0	1	0	1	X1/8	
			С	ther Value		Reserved	
15:12	MDIV	Divider for M	emory Clock	Frequency.	Specified the	MCLK division ratio.	RW
			Bit	15~12: MDIV		Description	
		0	0	0	0	X1	
		0	0	0	1	X1/2	
		0	0	1	0	X1/3	
		0	0	1	1	X1/4	
		0	1	0	0	X1/6	
		0	1	0	1	X1/8	
			C	ther Value	•	Reserved	
11:8	11:8 PDIV Divider for Peripheral Clock Frequency. Specified the PCLK division rational policy and provided the PCLK division rational policy.					e PCLK division ratio.	RW
			Bit	11~8: PDIV		Description	
		0	0	0	0	X1	
120		0	0	0	1	X1/2	




	1							
			0	0	0	1	X1/2	
			0	0	1	0	X1/3	
			0	0	1	1	X1/4	
			0	1	0	0	X1/6	
			0	1	0	1	X1/8	
				Other	Value		Reserved	
7:4	HDIV	Divid	der for AHB	Clock Freque	ency. Specified	the HCLK	division ratio.	RW
				Bit 7~4	1: HDIV		Description	
			0	0	0	0	X1	
			0	0	0	1	X1/2	
			0	0	1	0	X1/3	
			0	0	1	1	X1/4	
			0	1	0	0	X1/6	
			0	1	0	1	X1/8	
				Other	Value		Reserved	
3:0	CDIV	Divid	der for CPU	Clock Freque	ency. Specifies	s the CCLK	division ratio.	RW
				Bit 3~0	): HDIV		Description	
			0	0	0	0	X1	
			0	0	0	1	X1/2	
			0	0	1	0	X1/3	
			0	0	1	1	X1/4	
			0	1	0	0	X1/6	
			0	1	0	1	X1/8	
				Other	Value		Reserved	

# 7.2.4.2 I2S device clock divider Register

I2S device clock divider Register (I2SCDR) is a 32-bit read/write register that specifies the divider of I2S device clock . This register is initialized to 0x00000004 only by any reset. Only word access can be used on I2SCDR






Bits	Name	Description			
31:9	Reserved	Writes to these bits have no effect and always read as 0.	R		
8:0	I2SCDR	Divider for I2S Frequency. Specified the I2S device clock division ratio,			
		which varies from 1 to 512 (division ratio = I2SCDR + 1).			
		When EXCLK is 24M, don't care the bit			

### 7.2.4.3 LCD pix clock divider Register

LCD pix clock divider Register (LPCDR) is a 32-bit read/write register that specifies the divider of LCD pixel clock (LPCLK). This register is initialized to 0x00000004 only by any reset. Only word access can be used on LPCDR



Bits	Name	Description	RW
31:11	Reserved	Writes to these bits have no effect and always read as 0.	R
10:0	LPCDR	Divider for Pixel Frequency. Specified the LCD pixel clock (LPCLK)	RW
		division ratio, which varies from 1 to 2048 (division ratio = LPCDR + 1).	


### 7.2.4.4 MSC device clock divider Register

MSC device clock divider Register (MSCCDR) is a 32-bit read/write register that specifies the divider of MSC device clock . This register is initialized to 0x00000000 only by any reset. Only word access can be used on MSCCDR

MSCCDR 0x10000068

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0






Bits	Name	Name Description				
31:5	Reserved	Writes to these bits have no effect and always read as 0.	R			
4:0	MSCCD	Divider for MSC Frequency. Specified the MSC device clock division	RW			
	R	ratio, which varies from 1 to 32 (division ratio = MSCCDR + 1).				

# 7.2.4.5 SSI device clock divider Register

SSI device clock divider Register (SSICDR) is a 32-bit read/write register that specifies the divider of SSI device clock . This register is initialized to 0x00000000 only by any reset. Only word access can be used on SSICDR




Bits	Name	Description	RW
31:4	Reserved	Writes to these bits have no effect and always read as 0.	R
3:0	SSICDR	Divider for SSI Frequency. Specified the SSI device clock division	RW
		ratio, which varies from 1 to 16 (division ratio = SSICDR + 1).	



# 7.2.4.6 CIM MCLK clock divider Register

CIM mclk clock divider Register (CIMCDR) is a 32-bit read/write register that specifies the divider of CIM mclk clock (CIM\_MCLK). This register is initialized to 0x00000004 only by any reset. Only word access can be used on CMCDR




Bits	Name	Description				
31:8	Reserved	Writes to these bits have no effect and always read as 0.	R			
7:0	CIMCDR	Divider for CIM MCLK Frequency. Specified the CIM MCLK clock	RW			
		(CIM_MCLK) division ratio, which varies from 1 to 256 (division ratio =				
		CIMCDR + 1).				



# 7.2.4.7 PLL Control Register

The PLL Control Register (CPPCR) is a 32-bit read/write register, which controls PLL multiplier, on/off state and stabilize time. It is initialized to 0x28080011 only by any reset. Only word access can be used on CPPCR.



Bits	Name	Description	RW
31:23	PLLM	the PLL feedback 9-bit divider	RW
22:18	PLLN	the PLL input 5-bit divider	RW
17:16	PLLOD	00: divide by 1	RW
		01: divide by 2	
		10: divide by 2	
		11: divide by 4	
15:11	Reserved	Writes to these bits have no effect and always read as 0	R
10	PLLS	PLL Stabilize Flag	R
		0: PLL is off or not stable	
		1: PLL is on and stable	
9	PLLBP	PLL Bypass. If PLLEN is 1, set this bit to1 will bypass PLL. The PLL is still	RW
		running background but the source of associated dividers is switched to	
		12-M. If PLLEN is 0, set this bit to 1 has no effect. If PLLEN is 1, clear this	
		bit to 0 will switch the source of associated dividers to PLL output.	
8	PLLEN	PLL Enable. When PLLEN is set to 1, PLL starts to lock phase. After PLL	RW
		stabilizes, PLLS bit is set. If PLLBP is 0, the source of associated dividers,	
		is switched to PLL output. When PLLEN is clear to 0, PLL is shut off and	
		the source of associated dividers is switched to 12-MHz in spite of PLLBP	
		bit	
7:0	PLLST	PLL Stabilize Time. Specifies the PLL stabilize time by unit of RTCCLK	RW
		(approximate 32kHz) cycles. It is used when change PLL multiplier or	
		change PLL from off to on. It is initialized to H'11	



# 7.2.4.8 PLL Switch and Status Register

The PLL Switch and Status Register (CPPSR) is a 32-bit read/write register, which controls the clock switch ,frequency change mode and reflect the PLL and clock switch Status .It is initialized to 0x80000000 by any reset. Only word access can be used on CPPSR.

	СР	PSI	R																										0x	100	000	014
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PLLOFF	PLLBP	PLLON	Sd	FS	SO											Re	ser\	/ed											SM	PM	FM
RST	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31	PLLOFF	0 : PLL doesn't enter shut off state	R
		1: PLL is in shut off state	
30	PLLBP	0: PLL doesn't enter by pass state	R
		1: PLL is in by pass state	
29	PLLON	0: PLL doesn't enter on state	R
		1: PLL is in on state	
28	PS	0: disable PLL or no change PLL parameters	RW
		1: enable PLL or change PLL parameters have finished.	
		The bit is asserted to 1 auto by hardware . when software concerns this	
		bit, at first software write 0 to the bit, then read the status bit until to 1.	
27	FS	Indicate the change frequency has finished . the bit only reflect CDIV,	RW
		HDIV, MDIV, PDIV change .	
		0 : no change CDIV, HDIV, MDIV, PDIV	
		1: change clock parameters have finished.	
		when software concerns this bit, at first software write 0 to the bit, then	
		read the status bit until to 1	
26	CS	Indicate the clock switch has finished, the bit reflects when PLL switch to	RW
		EXCLK or EXCLK to PLL.	
		0: no clock switch	
		1: clock switch has finished.	
		when software concerns this bit, at first software write 0 to the bit, then	
		read the status bit until to 1	
25:3	Reserved		R
2	SM	When cdiv hdiv mdiv pdiv change, whether cclk hclk ipu_clk mclk pclk	RW
		are all stopped	
		0: hardware control	
		1: when frequency changes, above clocks are all stopped	
1	PM	Clock switch mode. When PLL switch to EXCLK or EXCLK switch to PLL	RW



		0: slow mode	
		1: fast mode	
0	FM	Clock frequency change mode. Only to CDIV MDIV HDIV PDIV	RW
		0: slow mode	
		1: fast mode	

### 7.2.5 PLL Operation

The PLL developed as a macro cell for clock generator. It can generate a stable high-speed clock from a slower clock signal. The output frequency is adjustable and can be up to 500MHz. The PLL integrates a phase frequency detector (PFD), a low pass filter (LPF), a voltage controlled oscillator (VCO) and other associated support circuitry. All fundamental building blocks as well as fully programmable dividers are integrated on the core. It is useful for clock multiplication of stable crystal oscillator sources and for de-skew clock signals.

The PLL block diagram is shown in following figure




Figure 7-1 Block Diagram of PLL

### 7.2.5.1 PLL Configuration

- PLL Divider Value Setting
   There are 3 divider values (N, M and NO) to set the PLL output clock frequency CLKOUT:
  - Input Divider Value NN = PLLN of CPPCR + 2
  - Feedback Divider Value MM = PLLM of CPPCR + 2



Output Divider Value NO

Output Divider Setting (OD)	Output Divider Value (NO)
0	1
1	2
2	2
3	4

The PLL output frequency, CLK\_OUT, is determined by the ratio set between the value set in the input divider and the feedback divider. PLL output frequency CLK\_OUT is calculated from the following equations:

CLKOUT = XIN x 
$$(M/N)$$
 x  $(1/NO)$ 

$$M = F0 *1 + F1*2 + F2*4 + F3*8 + F4*16 + F5*32 + F6*64 + F7*128 + F8*256 + 2$$

$$N = R0*1 + R1*2 + R2*4 + R3*8 + R4*16 + 2$$

$$NO = 2^{od0+od1}$$

#### Where:

CLK\_OUT represents the output frequency

XIN represents PLL input frequency

N represents input divider value

M represents feedback divider value

NO represents output divider value

### < Attention >

1.  $1MHZ \le XIN/N \le 15MHZ$ 

2.  $100MHZ \le CLK_OUT \times NO \le 500MHZ$ 

# 7.2.5.2 PLL out clock frequency selection

```
PLL-freq = PLL-freq-raw / NO, where NO = 1, 2, 4 
PLL-freq-raw = EXCLK * M / N, where M = integer of 2 \sim 513, N = integer of 2 \sim 33
```

So, to generate a specified PLL-freq, there are many valid sets of NO, M and N value.

Smaller PLL-freq-raw is better since it consumes less power. Reduce PLL-freq-raw from 200MHz to 100MHz saving a few milliwatts. Please beware not put PLL-freq-raw less than 100MHz.

If EXCLK is in small jitter, like a crystal-generated clock, a smaller N is better.



### 7.2.6 Main Clock Division Change Sequence

Main clock (CCLK, HCLK, IPU\_CLK, PCLK and MCLK) frequencies can be changed separately or simultaneously by changing division ratio. Following conditions must be obeyed:

- CCLK must be integral multiple of HCLK, IPU\_CLK
- The frequency ratio of CCLK and HCLK can not be 24 and 32
- HCLK must be equal to MCLK or twice of MCLK
- HCLK and MCLK must be integral multiple of PCLK.
- HCLK must be equal to IPU\_CLK or 2/3 of IPU\_CLK

### Don't violate this limitation, otherwise unpredictable error may occurs.

In normal mode, if CE bit of CPCCR is 1, changing CDIV, HDIV, IPU\_DIV, PDIV or MDIV will start a Division Change Sequence immediately. If CE bit of CPCCR is 0, changing CDIV, HDIV, IPU\_DIV, PDIV or MDIV will not start Division Change Sequence.

### 7.2.7 Change Other Clock Frequencies

The divider of LCD pixel clock (LPCLK), I2S device clock, SSI device clock, MSC device clock and USB clock can be changed by programming LPCDR, I2SCDR, SSICDR, MSCCDR and UDIV, respectively.

Change LPCDR I2SCDR SSICDR MSCCDR and UDIV as following steps:

- 1.3 Stop related devices with clock-gate function. Clock supplies to the devices are stopped.
- 1.3 Change LPCDR, I2SCDR, SSICDR, MSCCDR or UDIV. If CE is 1, clock frequencies are changed immediately. If CE is 0, clock frequencies are not changed until PLL Multiplier Change Sequence is started.
- 1.3 Cancel above clock-gate function.

#### 7.2.8 Change Clock Source Selection

USB, I2S device clocks and LCD pix clock can be selected from two sources. Before change clock source, corresponding devices should be stopped using clock-gate function.

- When USB clock source is changed (UCS bit of CPCCR), USB clock should be stopped.
- When I2S clock source is changed (I2CS bit of CPCCR), AIC should be stopped.
- When LCD pix clock source is changed (LSCS LTCS bit of LPCDR), LCD should be stopped

When UCS, I2CS, LSCS, LTCS bit is changed, clock source is changed immediately.

When PCS of CPPCR is changed, the LCD AIC MSC SSI clock should be stopped When ECS of CPCCR is changed, the UART SADC I2C clock should be stopped.



#### 7.2.9 EXCLK Oscillator




Figure 7-2. Oscillating circuit for fundamental mode

To turn on the oscillator, the oscillating circuit must provide the negative resistance (-Re) at least five times the equivalent series resistance (ESR) of the crystal sample. For larger -Re value, faster turn on the crystal. Higher gm provides larger -Re therefore can start-up the crystal with higher ESR for the same load capacitance (CL). However, it's required higher power consumption.

There are two key parameters to turn on oscillator. Which are CL and the maximum ESR at the target frequency. By reducing the CL, the -Re can be increased thus; shorter turn on time can be achieved. However, if CL is too small, the deviation from the target frequency will increase because of the capacitance variation. So, a trade-off relationship between short turn on time and small frequency deviation in deciding CL value. The smaller ESR of the crystal sample will reduce turn on time but the price is higher. The typical CL and ESR values for difference target frequencies are listed in Table 7-2.

Table 7-2 Typical CL and the corresponding maximum ESR

Target Frequency (Hz)	2M ~ 3M	3M ~ 6M	6M ~ 10M	10M ~ 20M
CL (pf)	25	20	16	12
Maximum ESR (ohm)	1K	400	100	80

Figure 7-2 shows the oscillating circuit is connected with the oscillator I/O cell. Components feedback resistor (Rf), damping resistor (Rd), C1 and C2 are used to adjust the turn on time, keep stability and accurate of the oscillator.

Rf is used to bias the inverter in the high gain region. It cannot be too low or the loop may not oscillate. For mega Hertz range applications, Rf of 1Mohm is applied.



Rd is used to increase stability, low power consumption, suppress the gain in high frequency region and also reduce -Re of the oscillator. Thus, proper Rd cannot be too large to cease the loop oscillating.

C1 and C2 are deciding regard to the crystal or resonator CL specification. In the steady state of oscillating, CL is defined as (C1\*C2)/(C1+C2). Actually, the I/O ports, bond pad, and package pin all contribute the parasitic capacitance to C1 and C2. Thus, CL can be rewrite to (C1'\*C2')/(C1'+C2'), where C1'=(C1+Cin,stray) and C2'=(C2+Cout,stray). In this case, the required C1 and C2 will be reduced.

Notice, this oscillating circuit is for parallel resonate but not series resonate. Because C1, C2, Rd and Rf are varying with the crystal specifications; therefore there is no single magic number of all the applications.

# 7.3 Power Manager

In the Low-Power mode, part or whole processor is halted. This will reduce power consumption. The Power Management Controller contains low-power mode control and reset sequence control

#### 7.3.1 Low-Power Modes and Function

The processor supports six low-power modes and function:

### NORMAL mode

In Normal mode, all peripherals and the basic blocks including power management block, the CPU core, the bus controller, the memory controller, the interrupt controller, DMA, and the external master may operate completely. But, the clock to each peripheral, except the basic blocks, can be stopped selectively by software to reduce the power consumption.

#### DOZE mode

DOZE mode is entered by setting DOZE bit of LCR to 1. In DOZE mode, clock is burst to CPU core and the clock duty is set by DUTY field of LCR. DOZE mode is canceled by reset, interrupt or clearing DOZE bit to 0. Continuous clock is supplied immediately after DOZE mode is canceled. The other Clocks except CCLK run continuously in DOZE mode.



#### IDLE mode

In IDLE mode, the clock to the CPU core is stopped except the bus controller, the memory controller, the interrupt controller, and the power management block. To exit the IDLE mode, the any interrupts should be activated.

#### SLEEP mode

In SLEEP mode, all clocks except RTC clock are disabled. PLL is disabled also. SLEEP mode is canceled by reset or interrupt. When SLEEP mode is canceled, PLL is restarted, the PLL needs clock stabilization time (PLL lock time). This PLL stabilization time is automatically inserted by the internal logic with lock time count register, and all clocks start operating after PLL stability time.

#### CLOCK GATE function

CLOCK GATE function is used to gate specified on-chip module when it is not used. Set specified CLKG0~15 bits in CLKGR will enter specified CLK gate function. CLOCK gate function is canceled by reset or clearing specified CLKGR0~15 to 0.

### 7.3.2 Register Description

All PMC register 32bit access address is physical address.

**Table 7-3 Power/Reset Management Controller Registers Configuration** 

Name	description	RW	Initial Value	Address	Access
					Size
LCR	Low Power Control Register	RW	0x000000F8	0x10000004	32
CLKGR	Clock Gate Register	RW	0x00000000	0x10000020	32
OPCR	Oscillator and Power Control Register	RW	0x00001500	0x10000024	32

### 7.3.2.1 Low Power Control Register

The Low Power Control Register (LCR) is a 32-bit read/write register that controls low-power mode status. It is initialized to 0x000000F8 by any reset.

	LCR		0x10000004
Bit	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4	3 2 1 0
	Reserved	DUTY	DOZE



Bits	Name	Description	RW
31:8	Reserved	Writes to these bits have no effect and always read as 0	R
7:3	DUTY	CPU Clock Duty. Control the CPU clock duty in doze mode. When the	RW
		DUTY field is 0x1F, the clock is always on and when it is zero, the clock is	
		always off. Set the DUTY field to 0 when the CPU will be disabled for an	
		extended amount of time.	
		00000 = 0/31 duty-cycle	
		00001 = 1/31 duty-cycle	
		00010 = 2/31 duty-cycle	
		11111 = 31/31 duty-cycle	
2	DOZE	Doze Mode. Control the doze mode. When doze mode is canceled, this	RW
		bit is cleared to 0 automatically	
		0: Doze mode is off	
		1: Doze mode is on	
1:0	LPM	Low Power Mode. Specifies which low-power mode will be entered when	RW
		SLEEP instruction is executed	
		Bit 1~0:	
		00: IDLE mode will be entered when SLEEP instruction is executed	
		01: SLEEP mode will be entered when SLEEP instruction is executed	
		10: Reserved	
		11: Reserved	

# 7.3.2.2 Clock Gate Register

The Clock Gate Register (CLKGR) is a 32-bit read/write register that controls the CLOCK GATE function of peripherals. It is reset to 0x000133B9.

CLKGR

Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0

Reserved

Reserv


Bits	Name	Description	RW
31:29	Reserved	Writes to these bits have no effect and always read as 0	R
28:0	CLKGR	Clock gate Bits. Controls the clock supplies to some peripherals. If set,	RW
		clock supplies to associated devices are stopped, and registers of the	



30 1100 06	annot be acces	000 0,00
Bit	Module	Description
31:17	Reserved	
16	MSC1	After reset period, the clock is stopped.
15	Reserved	
14	Reserved	
13	IPU	After reset period, the clock is stopped.
12	DMAC	After reset period, the clock is stopped.
11	ВСН	
10	UDC	0: udc_hclk always running, don't stop
		1: Only udc enters suspend mode, udc_hclk
		has been stopped . if the bit is 1 and udc
		doesn't enters suspend mode, udc_hclk
		always runs.
9	LCD	After reset period, the clock is stopped.
8	CIM	After reset period, the clock is stopped.
7	SADC	After reset period, the clock is stopped.
6	MSC0	
5	AIC	After reset period, the clock is stopped.
4	SSI	After reset period, the clock is stopped.
3	I2C	After reset period, the clock is stopped.
2	RTC	
1	TCU	
0	UART0	After reset period, the clock is stopped.

# 7.3.2.3 Oscillator and Power Control Register (OPCR)

The Oscillator and Power Control Register is a 32-bit read/write register that specifies some special controls to oscillator and analog block. It is initialized to 0x00001500 by reset.



Bits	Name	Description	RW
31:16	Reserved	Writes to these bits have no effect and always read as 0	R
15:8	O1ST	EXCLK Oscillator Stabilize Time. This filed specifies the	RW
		EXCLKoscillator stabilize time by unit of 16 RTCCLK periods (oscillator	



		stable time O1ST $\times$ 16 / 32768) cycles. It is initialized to H'15.	
7	Reserved		R
6	SPENDN	force UDC phy to enter suspend mode	RW
		0: UDC phy has forced to entered SUSPEND mode	
		1: UDC phy hasn't forced to entered SUSPEND mode	
5	Reserved		RW
4	O1SE	EXCLK Oscillator Sleep Mode Enable. This filed controls the state of	RW
		the EXCLK oscillator in Sleep mode.	
		0: EXCLK oscillator is disabled in Sleep mode	
		1: EXCLK oscillator is enabled in Sleep mode	
3	Reserved		R
2	ERCS	EXCLK/512 clock and RTCLK clock selection	RW
		0: select EXCLK/512 division ration clock	
		1: select RTCLK clock	
		the clock only output to CPM INTC SSI TCU etc.	
1:0	Reserved		R



#### 7.3.3 Doze Mode

Firstly, software should set the DUTY bits of LCR. Then set DOZE bit of LCR to 1 to enter doze mode. When slot controller of PMC indicates that the CPU clock's time-slot has expired, CPU is halted but its register contents are retained. During doze mode, program can modify clock duty-cycle according to core resource requirement. Clock control is in increments of approximately 3% (1/31).

Doze is exited by software, interrupt, reset or SLEEP instruction.

#### 7.3.4 IDLE Mode

In normal or mode, when LPM bits in LCR are 0 and SLEEP instruction is executed, the processor enters idle mode. CPU is halted but its register contents are retained All critical application must be finished and peripherals must be configured to generate interrupts when they need CPU attention.

The procedure of entering sleep mode is shown blow:

- 1. Set LPM bits in LCR to 0.
- 2. Executes SLEEP instruction.
- 3. When current operation of CPU core has finished and CPU core is idle, CCLK supply to CPU core is stopped.

IDLE mode is exited by an interrupt (IRQ or on-chip devices) or a reset.



#### 7.3.5 SLEEP Mode

In normal mode, when LPM bits in LCR is 1 and SLEEP instruction is executed, the processor enter SLEEP mode. CPU and on-chip devices are halted, except some wakeup-logic. PLL is shut off. Clock output from CKO pin is also stopped. SDRAM content is preserved by driving into self-refresh state. CPU registers and on-chip devices registers contents are retained

Before enter SLEEP mode, software should ensure that all peripherals are not running. The procedure of entering SLEEP mode is shown blow:

- 1. Set LPM bit in LCR to 1.
- 2. Execute a SLEEP instruction.
- 3. When current access on system bus complete, the arbiter will not grant any following request. EMC will drive SDRAM from auto-refresh mode to self-refresh mode.
- 4. When system bus is idle state and SDRAM is self-refresh mode, internal clock supplies are stopped.

SLEEP mode can be exited by an interrupt (IRQ or on-chip devices), WDT reset or a poweron reset via the RESETP pin.

### 7.4 Reset Control Module


### 7.4.1 Register Description

All RCM register 32bit access address is physical address.

	Name	description	RW	Initial Value	Address	Access Size
I	RSR	Reset Status Register	RW	0x???????	0x10000008	32

# 7.4.1.1 Reset Status Register (RSR)

The Reset Status Register (RSR) is a 32-bit read/write register which records last cause of reset. Each RSR bit is set by a different source of reset. Please refer to Reset Sequence Control for reset sources description.





Bits	Name	Description	RW
31:2	Reserved	Writes to these bits have no effect and always read as 0	R
1	WR	WDT Reset. When a WDT reset is detected, WR is set and remains set	RW
		until software clears it or another reset occurs. This bit can only be written	
		with 0. Write with 1 will be ignored	
		0: WDT reset has not occurred since the last time the software clears this	
		bit	
		1: WDT reset has occurred since the last time the software clears this bit	
0	PR	Power On Reset. When a poweron reset via PRESET pin is detected, PR	RW
		is set and remains set until software clears it or another reset occurs. This	
		bit can only be written with 0. Write with 1 is ignored	
		0: Power on reset has not occurred since the last time the software clears	
		this bit	
		1: Power on reset has occurred since the last time the software clears	
		this bit	

#### 7.4.2 Power On Reset

Power on reset is generated when PRESET pin is driven to low. Internal reset is asserted immediately. All pins return to their reset states. The Power on reset is extended to 40MS

PRESET pin must be held low until power stabilizes and the EXCLK oscillator stabilize. CPU and peripherals are clocked by EXCLK oscillator output directly. PLL is reset to off state. All internal modules are initialized to their predefined reset states.

#### 7.4.3 WDT Reset

WDT reset is generated when WDT overflow. Internal reset is asserted within two RTCCLK cycles. All pins return to their reset states.

Then WDT reset source is cleared because of internal reset. The internal reset is asserted for about 10 milliseconds. CPU and peripherals are clocked by EXCLK oscillator output directly. PLL is reset to off state.



# 8 Real-Time Clock (RTC)

### 8.1 Overview

The Real-Time Clock (RTC) unit can be operated in either chip main power is on or the main power is down but the RTC power is still on. In this case, the RTC power domain consumes only a few micro watts power.

The RTC contains a 32768Hz oscillator, the real time and alarm logic, and the power down and wakeup control logic

#### 8.1.1 Features

RTC module has following features:

Embedded 32768Hz oscillator for 32k clock generation with an external 32k crystal

RTCLK selectable from the oscillator or from the divided clock of EXCLK, so that 32k crystal can be absent if the hibernating mode is not needed

32-bits second counter

Programmable and adjustable counter to generate accurate 1 Hz clock

Alarm interrupt, 1Hz interrupt

Stand alone power supply, work in hibernating mode

Power down controller

Alarm wakeup

External pin wakeup with up to 2s glitch filter

### 8.1.2 Signal Descriptions

RTC has 5 signal IO pins and 1 power pin. They are listed and described in.

Pin Names	Pin Loc	Ю	IO Cell Char.	Pin Description	Power
RTCLK		ΑI	32768Hz	RTCLK: 32768 clock input or OSC input	$VDD_{RTC}$
RTCLKO		AO		RTCLKO: OSC output	VDD <sub>RTC</sub>
PWRON_			~2mA, Open-Draw	PWRON_: Power on/off control of main power	VDD <sub>RTC</sub>
WKUP_		Al	Schmitt	WKUP_: Wake signal after main power down	$VDD_{RTC}$
PPRST_		Al	Schmitt	PPRST_: RTC power on reset and RESET-KEY reset input	VDD <sub>RTC</sub>
VDDRTC		Р		VDDRTC: 3.3V power for RTC and hibernating mode controlling that never power down	_

RTCLK/RTCLKO pins. We have an embedded oscillator for 32768Hz crystal. These two pins are the crystal XTALI and XTALO connection pins. If an input clock is used instead, please input it to



RTCLKO pin.

If do not use any clock, hibernate mode will be NOT available any more, and the time will lose if power down.

**PWRON**\_ pin: this pin is used to control the main power on/off. Output low voltage means on and high-Z means off.

WKUP\_ pin: hibernating mode wakeup input

PPRST\_ pin: This pin should be set to low voltage only in two cases

- (1) When RTC power is turned on (so that whole chip is power on)
- (2) A RESET-KEY is pressed

Don't set this pin to low voltage when wakeup from hibernating mode. When entering/exiting to/from hibernating mode (in another word, in main power up/down procedure), please avoid putting both WKUP\_ and PPRST\_ in low voltage. Because the RTC registers, for instance, the second counter and others may be changed.



# 8.2 Register Description

Table 8-1 Registers for real time clock

Name	Description	RW	Reset Value	Address	Access Size
RTCCR	RTC Control Register	RW	0x00000081 <sup>[1][2]</sup>	0x10003000	32
RTCSR	RTC Second Register	RW	0x???????	0x10003004	32
RTCSAR	RTC Second Alarm Register	RW	0x???????	0x10003008	32
RTCGR	RTC Regulator Register	RW	0x0??????	0x1000300C	32

#### Note:

- 1. Unless otherwise stated, the reset value is for PPRST\_ and Hibernating wakeup reset. WDT reset doesn't change the value.
- 2. The reset value can be either of 0x00000081, 0x00000091, 0x00000089, 0x00000099

Table 8-2 Registers for hibernating mode

Name	Description	RW	Reset Value	Address	Access Size
HCR	Hibernate Control Register	RW	0x00000000 <sup>[1]</sup>	0x10003020	32
HWFCR	Wakeup filter counter Register in Hibernate mode	RW	0x0000???0	0x10003024	32
HRCR	Hibernate reset counter Register in Hibernate mode	RW	0x00000??0	0x10003028	32
HWCR	Wakeup control Register in Hibernate mode	RW	0x00000000 <sup>[1]</sup>	0x1000302C	32
HWRSR	Wakeup Status Register in Hibernate mode	RW	0x00000000 <sup>[1]</sup>	0x10003030	32
HSPR	Scratch pattern register	RW	0x???????	0x10003034	32


Note: 1. Unless otherwise stated, the reset value is for PPRST\_ and Hibernating wakeup reset. WDT reset doesn't change the value.

All these registers, include those for real time clock and for hibernating mode control, except otherwise stated, are implemented in RTCLK clock domain. When write to these registers, it needs about  $1 \sim 2$  RTCLK cycles to actually change the register's value and needs another RTCLK cycle to allow the next write access. A bit RTCCR.WRDY is used to indicate it. When RCR.WRDY is 1, it means the previous write is finished, a right value can be read from the target register, and a new write access can be issued. So before any write access, please make sure RCR.WRDY = 1.



# 8.2.1 RTC Control Register (RTCCR)

RTCCR contains bits to configure the real time clock features. Unless otherwise stated, the reset value is for PPRST\_ and Hibernating wakeup reset. WDT reset doesn't change the value.



Note: 1. These bits are reset in all resets: PPRST\_ input pin reset, hibernating reset and WDT reset.

Bits	Name		Description	RW		
31:7	Reserved	Writes to these	e bits have no effect and always read as 0	R		
7	WRDY	Write ready fla	g. It is 0 when a write is currently processing and the value	R		
		has not been v	vritten to the writing target register. No write to any RTC			
		registers can b	e issued in this case, or the result is undefined. The read			
		value from the	target register is also undefined. The reading is			
		meaningful and	d another write can be issued when it is 1. Please			
		reference to descriptions in 8.2 for some more details. This bit is read				
		only and write	to it is ignored.			
6	1HZ	1Hz flag. This	bit is set by hardware once every 1 second through the	RW		
		1Hz pulse if the	e real time clock is enabled (RTCCR.RTCE = 1). This bit			
		can be cleared	by software. Write 1 to this bit is ignored. Writing to this bit			
		takes effect im	mediately without delay.			
5	5 1HZIE 1Hz interrupt enable. Writing to this bit takes effect immediately without delay.					
		1HZIE	Description			
		0	1Hz interrupt is disabled			
		1	1Hz interrupt is enabled. RTC issues interrupt when			
			1HZ bit is set			
4	AF	Alarm flag. Thi	s bit is set by hardware when alarm match (RTCSR =	RW		
		RTCSAR) is fo	ound and alarm is enabled (RTCCR.AE = 1) and the real			
		time clock is e	nabled (RTCCR.RTCE = 1). This bit can be cleared by			
		software. Write	e 1 to this bit is ignored. Writing to this bit takes effect			
		immediately.				
3	AIE	Alarm interrupt	t enable.	RW		
		AIE	Description			
		0	Alarm interrupt is disabled			
		1	Alarm interrupt is enabled. RTC issues interrupt			
			when AF is set			




2	AE	Alarr	m enable.		F	RW
			AE	Description		
			0	Alarm function is disabled		
			1	Alarm function is enabled		
1	SELEXC	The	divided EX	CLK is selected as RTCLK in rtc-hiber module.	F	RW
			SELEXC	Description		
			0	OSC32K or RTCLK input clock is selected as		
				RTCLK in rtc-hiber module		
			1	The divided EXCLK is selected as RTCLK in		
				rtc-hiber module		
		NOT	E: If do no	t use any 32Khz clock (either input clock or using crystal	),	
		hiber	rnate mode	e will be NOT available any more, and the time will lose if	•	
		powe	er down.			
		CPM	1.OPCR.EF	RCS must be 0, when using SELEXC = 1.		
		Whe	n the main	chip power down, SELEXC will be 0 in internal circuit, in	1	
		this t	ime, RTCL	LK will use OSC32K clock		
0	RTCE	Real	time clock	c enable.	F	RW
			RTCE	Description		
			0	Real time clock function is disabled		
			1	Real time clock function is enabled		



# 8.2.2 RTC Second Register (RTCSR)


RTCSR is a 32-bit width second counter. It can be read and write by software. It is increased by 1 at every 1Hz pulse if the real time clock is enabled (RTCCR.RTCE = 1). When read, it should be read continued more than once and take the value if the adjacent results are the same. RTCSR is not initialized by any reset.





# 8.2.3 RTC Second Alarm Register (RTCSAR)

RTCSAR serves as a second alarm register. Alarm flag (RTCCR.AF) is set to 1 when the RTCSR equals the RTCSAR in the condition of alarm is enabled (RTCCR.AE = 1) and the real time clock is enabled (RTCCR.RTCE = 1). RTCSAR can be read and write by software and is not initialized by any reset.





# 8.2.4 RTC Regulator Register (RTCGR)

RTCGR is serves as the real time clock regulator, which is used to adjust the interval of the 1Hz pulse.


Note: 1. This bit is reset in all resets: PPRST\_ input pin reset, hibernating reset and WDT reset.

Bits	Name		Description	RW			
31	LOCK	Lock bit. This	Lock bit. This bit is used to safeguard the validity of the data written into				
		the RTCGR i	egister. Once it is set, write to RTCGR is ignored. This b	oit			
		can only be s	et by software and cleared by (any type of) resets.				
		LOCK	Description				
		0	Write to RTCGR is allowed				
		1	Write to RTCGR is forbidden				
30:26	Reserved	Writes to the	Writes to these bits have no effect and always read as 0				
25:16	ADJC	This field spe	cifies how many times it needs to add one 32kHz cycle for	RW			
		the 1Hz pulse	the 1Hz pulse interval in every 1024 1Hz pulses. In other word, among				
		every 1024 1	every 1024 1Hz pulses, ADJC number of them are trigged in every				
		(NC1HZ + 2)	(NC1HZ + 2) 32kHz clock cycles, (1024 – ADJC) number of them are				
		trigged in eve	trigged in every (NC1HZ + 1) 32kHz clock cycles.				
15:0	NC1HZ	This field spe	This field specifies the number plus 1 of the working 32kHz clock cycles				
		are contained	re contained in the 1Hz pulse interval. In other word, 1Hz pulse is trigged				
		every (NC1H	Z + 1) 32kHz clock cycles, if RTCGR.ADJC = 0				



# 8.2.5 Hibernate Control Register (HCR)

HCR contains the bit to control the main chip power on/off.




Bits	Name	Description I			RW		
31:1	Reserved	Writes to these bits have no effect and always read as 0			R		
0	PD	Power down or power on bit. Besides writing by CPU, this bit will be set to R			RW		
		1 if an unkno	1 if an unknown reason main power supply off is detected. This bit				
		controls the F	controls the PWRON_ pin level. When co-working with some external				
		components,	components, this bit is used for power management of this chip. It is				
		supposed when 1 is written to this bit, the main power supply of the chip,					
		except RTC power, will be shut down immediately. After this bit is set to 1,					
		all registers in RTC module, except RTCCR.1HZ and RTCCR.1HZIE,					
		cannot be changed by write access. This bit is cleared by reset pin reset					
		and hibernating reset. The later one is asserted by wakeup procedure.					
		PD PWRON_ Description					
		0 0 V No power down, keep power on					
		1 VDDRTC Power down enable, turn power off					



# 8.2.6 HIBERNATE mode Wakeup Filter Counter Register (HWFCR)

The HIBERNATE mode Wakeup Filter Counter Register (HWFCR) is a 32-bit read/write register .It filter the glitch generated by a dedicated wakeup pin. The HRCR is initialized by PPRST\_ and WDT reset.




Bits	Name	Description	
31:16	Reserved	Writes to these bits have no effect and always read as 0	R
15:5	HWFCR	Wakeup pin effective minimum time in number of 32 RTCLK cycles, used	RW
		as glitch filter logic. Maximum of 2 seconds if the RTCLK is 32768Hz	
4:0	Reserved	Writes to these bits have no effect and always read as 0	R



# 8.2.7 Hibernate Reset Counter Register (HRCR)

The Hibernate Reset Counter Register is a 32-bit read/write register that specifies hibernate reset assertion time. The HRCR is initialized by PPRST\_ and WDT reset




Bits	Name	Description	
31:12	Reserved	Writes to these bits have no effect and always read as 0	R
11:5	HRCR	HIBERNATE Reset waiting time. Number of 32 RTCLK cycles. Maximum	
		125 ms if the RTCLK is 32768Hz	
4:0	Reserved	Writes to these bits have no effect and always read as 0	R



# 8.2.8 HIBERNATE Wakeup Control Register (HWCR)

The HIBERNATE Wakeup Control Register is a 32-bit read/write register that controls real time clock alarm wake up enable. The reset value is for PPRST\_ and Hibernating wakeup reset. WDT reset doesn't change the value.




Bits	Name	Description	
31:1	Reserved	Writes to these bits have no effect and always read as 0	
0	EALM	RTC Alarm wakeup enable	
		0: disable	
		1: enable	



# 8.2.9 HIBERNATE Wakeup Status Register (HWRSR)

The HIBERNATE Wakeup Status Register is a 32-bit read/write register that reflects wakeup status bits.



- Note:
- 1. This reset value only for PPRST\_. It is undefined in case of other resets.
- 2. This reset value only for HRST\_. It is undefined in case of other resets.


Bits	Name	Description F			
31:6	Reserved	Writes to these bits have no effect and always read as 0			
5	HR	Hibernate Reset. When a Hibernate reset detected, HR is set and			
		remains set ι	until software clears it or another reset occurs. This bit can		
		only be written with 0. Write with 1 is ignored			
		HR	Description		
		0	Hibernate reset has not occurred since the last time the		
			software clears this bit		
		1	Hibernate reset has occurred since the last time the		
			software clears this bit		
4	PPR	PAD PIN Reset. When a PPRST_ is detected, PPR is set and remains set   F			
		until software clears it or another reset occurs. This bit can only be written			
		with 0. Write with 1 is ignored			
		PPR Description			
		0 PPRST_ reset has not occurred since last time the			
		software clears this bit			
		PPRST_ reset has occurred since last time the software			
			clears this bit		
3:2	Reserved	Writes to these bits have no effect and always read as 0			
1	PIN	Wakeup Pin Status bit. The bit is cleared when chip enters hibernating			
		mode. It is set when exit the hibernating mode by wakeup pin. This bit can			
		only be written with 0. Write with 1 is ignored.			
0	ALM	RTC Alarm Status bit. The bit is cleared when chip enters hibernating			
		mode. It is se	et when exit the hibernating mode by alarm. This bit can only		
		be written with 0. Write with 1 is ignored.			





# 8.2.10 Hibernate Scratch Pattern Register (HSPR)

This is a scratch register used to hold a pattern. The software can check the pattern is kept to know whether RTC power has ever been down and whether it is needed to setup the real time clock.



Bits	Name	Description	RW
31:0	PAT	The pattern	RW



### 8.3 Time Regulation

Because of the inherent inaccuracy of crystal and other variables, the time counter may be inaccurate. This requires a slight adjustment. The application processor, through the RTCGR, lets you adjust the 1Hz time base to an error of less than 1ppm. Such that if the Hz clock were set to be 1Hz, there would be an error of less than 5 seconds per month.

To determine the value programmed into the RTCGR, you must first measure the output frequency at the oscillator multiplex (approximately 32 kHz) using an accurate time base, such as a frequency counter. This clock is externally visible by selecting the alternate function of GPIO[?]

To gain access to the clock, program this pin as an output and then switch to the alternate function. To trim the clock, divide the output of the oscillator by an integer value and fractional adjust it by periodically deleting clocks from the stream driving this integer divider.

After the true frequency of the oscillator is known, it must be split into integer and fractional portions. The integer portion of the value (minus one) is loaded into the DIV field of the RTCGR.

The fractional part of the adjustment is done by periodically deleting clocks from the clock stream driving the Hz divider. The trim interval period is hardwired to be 1024 1Hz clock cycles (approximately 17 minutes). The number of clocks (represented by ADC field of RTCGR) are deleted from the input clock stream per trim interval. If ADC is programmed to be zero, then no trim operations occur and the RTC is clocked with the raw 32 kHz clock. The relationship between the Hz clock frequency and the nominal 32 kHz clock (f1 and f32K, respectively) is shown in the following equation.

$$f1 = \frac{2^{10} \times (DIV + 1)}{2^{10} \times (DIV + 1) + ADC} \times \frac{f32k}{DIV + 1}$$

f1 = actual frequency of 1Hz clock

f32k = frequency of either 32.768KHz crystal output or 3.6864MHz crystal output further divided down to 32.914KHz



#### 8.3.1 HIBERNATE Mode

First make sure RTCCR.SELEXC is 0.

When Software writes 1 to PD bit of HCR, the system at once enters HIBERNATE mode. The powers of CORE and IO are disconnected by PWRON\_pin, no power consumption to core and IO. When a wakeup event occurs, the core enters through a hibernate reset. Only CPM wake up logic and RTC is operating in HIBERNATE mode.

#### 8.3.1.1 Procedure to Enter HIBERNATE mode

Before enter HIBERNATE mode, software must complete following steps:

Finish the current operation and preserve all data to flash Configure the wake-up sources properly by configure HWCSR Set HIBERNATE MODE (Set PD bit in HCR to 1.)

### 8.3.1.2 Procedure to Wake-up from HIBERNATE mode

The internal hibernate reset signal will be asserted if one of the wake-up sources is issued.

Check RSR to determine what caused the reset

Check PIN/ALM bits of HWCSR in order to know whether or not the power-up is caused by which wake-up from HIBERNATE mode.

Configure the SDRAM memory controller.

Recover the data from flash

Note:

### 8.4 Clock select

There could be two clock input to RTC internal clock called rtclk. One is OSC32k clock; the other is EXCLK/512.

The software MUST make sure the RTC run in valid clock configuration.

Table 8-3 Clock select registers

RTCCR.SELEXC	CPM.ERCS	Description	Valid
0	0	RTC use OSC32K clock	OK
0	1		OK
1	0	RTC use EXCLK/512 clock	OK
1	1	RTC will lost clock (Not Valid)	NO






Figure 8-1 RTC clock selection path

### Changing RTCLK sequence:

- 1. There are both 32KHz crystal and 24Mhz EXCLK crystal connected, so RTCLK input path has 32Khz clock.
  - In this case, there is no need to change internal clock, so do NOT change SELEXC all the time.
- 2. There is no 32KHz crystal connected but only 24Mhz EXCLK crystal connected, so RTCLK input path has no clock.

In this case, should flow the sequence below to change internal clock:

- (1) Set OPCR.ERCS of CPM to 1; close EXCLK/512 to RTC;
- (2) Set CLKGR.RTC of CPM to 1; close PCLK to RTC;
- (3) Set RTCCR.SELEXC to 1; change internal clock to EXCLK/512;
- (4) Wait two clock period of clock;
- (5) Clear OPCR.ERCS of CPM to 0; open EXCLK/512 to RTC;
- (6) Clear CLKGR.RTC of CPM to 0; open PCLK to RTC;
- (7) Configure all RTC registers but RTCCR.SELEXC;
- (8) Check RTCCR.SELEXC == 1;
- (9) IF YES, finish this sequence; IF NO, do step (1) again.

NOTE: If using HIBERNATE mode, MUST have both 32KHz crystal (or input 32Khz clock) and 24Mhz EXCLK crystal connected, or RTC time will be insignificant.



# 9 Interrupt Controller

### 9.1 Overview

This chapter describes the interrupt controller included in the JZ4XX Processor, explains its modes of operation, and defines its registers. The interrupt controller controls the interrupt sources available to the processor and contains the location of the interrupt source to allow software to determine source of all interrupts. It also determines whether the interrupts cause an IRQ to occur and masks the interrupts.

#### Features:

- Total 32 interrupt sources
- Each interrupt source can be independently enabled
- Priority mechanism to indicate highest priority interrupt
- All the registers are accessed by CPU.
- Unmasked interrupts can wake up the chip in sleep mode.



# 9.2 Register Description

Table 9-1 INTC Register lists the registers of Interrupt Controller. All of these registers are 32bit, and each bit of the register represents or controls one interrupt source that list in Table 9-1 INTC Register.


All INTC register 32bit access address is physical address.

Name	Description	RW	Reset Value	Address	Access Size
ICSR	Interrupt controller Source Register	R	0x00000000	0x10001000	32
ICMR	Interrupt controller Mask Register	RW	0xFFFFFFF	0x10001004	32
ICMSR	Interrupt controller Mask Set Register	W	0x???????	0x10001008	32
ICMCR	Interrupt controller Mask Clear Register	W	0x???????	0x1000100C	32
ICPR	Interrupt controller Pending Register	R	0x00000000	0x10001010	32
ICSSR	Interrupt controller Source Set Register	W	0x00000001	0x13016000	32

Table 9-1 INTC Register

### 9.2.1 Interrupt Controller Source Register (ICSR)

This register contains all the interrupts' status. A "1" indicates that the corresponding interrupt is pending. A "0" indicates that the interrupt is not pending now. The register is read only.




Bits Of ICSR	Description
0	The corresponding interrupt source is not pending
1	The corresponding interrupt source is pending



#### 9.2.2 Interrupt Controller Source Set Register (ICSSR)


Software can write this bit to trigger / clear an interrupt. This register can be read or write Please notice that the interrupt will continue until you set this bit to 1.



Bits Of ICSSR	Description
0	Set software interrupt
1(reset value)	Clear software interrupt

## 9.2.3 Interrupt Controller Mask Register (ICMR)


This register is used to mask the interrupt input sources and defines which active sources are allowed to generate interrupt requests to the processor. Its value can be changed either by writing ICMSR and ICMCR or by writing itself. The masked interrupts are invisible to the processor.



Bits Of ICMR	Description
0	The corresponding interrupt is not masked.
1	The corresponding interrupt is masked

#### 9.2.4 Interrupt Controller Mask Set Register (ICMSR)

This register is used to set bits in the interrupt mask register. This register is write only






Bits Of ICMSR	Description
0	ignore
1	Will set the corresponding interrupt mask bit

## 9.2.5 Interrupt Controller Mask Clear Register (ICMCR)

This register is used to clear bits in the interrupt mask register. This register is write only.



Bits Of ICMCR	Description
0	ignore
1	Will clear the corresponding interrupt mask bit

#### 9.2.6 Interrupt Controller Pending Register (ICPR)

This register contains the status of the interrupt sources after masking. This register is read only.

	ICF	PR																										<b>0</b> x	100	010	10
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12 1	1 10	9	8	7	6	5	4	3	2	1	0
	CCD	IPU	DMA0	Reserved	Dan	ISS	MSC0	MSC1	TCU0	TCU1	TCU2	Reserved	CIM	SADC	ВСН	GPIO0	GPI01	GPI02	GPI03	Reserved	AIC	UART0		Reserved	RTC	12C	SFT		December	2000	
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0

Bits Of ICPR Description							
0	The corresponding interrupt is not active or is masked						
1	The corresponding interrupt is active and is not masked to the processor.						

**Note**: Reserved bits in ICMR, ICMSR and ICMCR are normal bits to be written into and read out. Reserved bits in ICSR and ICPR are read-only and always 0.



#### 9.3 Software Considerations

The interrupt controller is reflecting the status of interrupts sources in the peripheral .

Software should perform the task - determine the interrupt source from in ICPR. In this chip, pending interrupts have two levels in structure. Interrupting module in the system that contains more than one interrupt sources need software to determine how to service it by reading interrupt status registers within it.

In the interrupt handler, the serviced interrupt source needs to be cleared in the interrupting device. In order to make certain the cleared source request status has been reflected at the corresponding ICPR bit, software should wait enough time before exiting interrupt state.

The procedure is described following:

- 1. Interrupt generated.
- CPU query interrupt sources, saves the current environment and then goes to interrupt common service routine.
- 3. Get ICPR.
- 4. Find the highest priority interrupt and vector it. (The software decides which one has the highest priority).
- 5. Mask the chosen interrupt by writing the register ICMSR.
- 6. Enable the system interrupt to allow the interrupt nesting.(software decided)
- 7. Execute the interrupt handler and unmask it by writing the register ICMCR when exit the handler.
- 8. CPU restores the saved environment and exit the interrupt state.

Note: If you want to use software interrupt, you need to set the SFT bit of the corresponding.



# 10 Timer/Counter Unit

#### 10.1 Overview

The TCU (Timer/Counter with PWM output) contains 6 channels of 16-bit programmable timers (timers 0 to 5). They can be used as Timer or PWM.

TCU has the following features:

There are two modes of TCU for the six channels.

TCU1: Channel 0, 1,2, 3, and 4

TCU2: Channel 5

Six independent channels, each consisting of

- Counter
- Data register (FULL and HALF)
- Control register

Independent clock for each counter, selectable by software

- PCLK, EXTAL and RTCCLK can be used as the clock for counter
- The division ratio of the clock can be set to 1, 4, 16, 64, 256 and 1024 by software

FULL interrupt and HALF interrupt can be generated for each channel using the compare data registers

- Timer 0-5 can be used as PWM (Set the initial signal level)
- Timer 0 has separated interrupt.
- Timer 1-5 has one interrupt in common.
- OST uses interrupt 0, Timer 0 uses interrupt 1, and Timer 1-5 uses interrupt 2.

The difference between TCU1 and TCU2:

TCU1: It cannot work in sleep mode, but operated easily.

TCU2: It can work in sleep mode, but operated more complicated than TCU1.

#### 10.2 Pin Description

#### **Table 10-1 PWM Pins Description**

Name	I/O	Description							
PWM [5:0]	Output	PWM channel output signals.							

## 10.3 Register Description

In this section, we will describe the registers in timer. Following table lists all the registers definition. All timer register's 32bit address is physical address. And detailed function of each register will be described below.

Name Description	RW	Reset Value	Address	Access
------------------	----	-------------	---------	--------



					Size
TSTR	Timer Status Register	R	0x00000000	0x100020F0	32
TSTSR	Timer Status Set Register	W	0x???????	0x100020F4	32
TSTCR	Timer Status Clear Register	W	0x???????	0x100020F8	32
TSR	Timer STOP Register	R	0x00000000	0x1000201C	32
TSSR	Timer STOP Set Register	W	0x00000000	0x1000202C	32
TSCR	Timer STOP Clear Register	W	0x0000	0x1000203C	32
TER	Timer Counter Enable Register	R	0x0000	0x10002010	16
TESR	Timer Counter Enable Set Register	W	0x????	0x10002014	16
TECR	Timer Counter Enable Clear Register	W	0x????	0x10002018	16
TFR	Timer Flag Register	R	0x003F003F	0x10002020	32
TFSR	Timer Flag Set Register	W	0x???????	0x10002024	32
TFCR	Timer Flag Clear Register	W	0x???????	0x10002028	32
TMR	Timer Mask Register	R	0x00000000	0x10002030	32
TMSR	Timer Mask Set Register	W	0x???????	0x10002034	32
TMCR	Timer Mask Clear Register	W	0x???????	0x10002038	32
TDFR0	Timer Data FULL Register 0	RW	0x????	0x10002040	16
TDHR0	Timer Data HALF Register 0	RW	0x????	0x10002044	16
TCNT0	Timer Counter 0	RW	0x????	0x10002048	16
TCSR0	Timer Control Register 0	RW	0x0000	0x1000204C	16
TDFR1	Timer Data FULL Register 1	RW	0x????	0x10002050	16
TDHR1	Timer Data HALF Register 1	RW	0x????	0x10002054	16
TCNT1	Timer Counter 1	RW	0x????	0x10002058	16
TCSR1	Timer Control Register 1	RW	0x0000	0x1000205C	16
TDFR2	Timer Data FULL Register 2	RW	0x????	0x10002060	16
TDHR2	Timer Data HALF Register 2	RW	0x????	0x10002064	16
TCNT2	Timer Counter 2	RW	0x????	0x10002068	16
TCSR2	Timer Control Register 2	RW	0x0000	0x1000206C	16
TDFR3	Timer Data FULL Register 3	RW	0x????	0x10002070	16
TDHR3	Timer Data HALF Register 3	RW	0x????	0x10002074	16
TCNT3	Timer Counter 3	RW	0x????	0x10002078	16
TCSR3	Timer Control Register 3	RW	0x0000	0x1000207C	16
TDFR4	Timer Data FULL Register 4	RW	0x????	0x10002080	16
TDHR4	Timer Data HALF Register 4	RW	0x????	0x10002084	16
TCNT4	Timer Counter 4	RW	0x????	0x10002088	16
TCSR4	Timer Control Register 4	RW	0x0000	0x1000208C	16
TDFR5	Timer Data FULL Register 5	RW	0x????	0x10002090	16
TDHR5	Timer Data HALF Register 5	RW	0x????	0x10002094	16
TCNT5	Timer Counter 5	RW	0x????	0x10002098	16
TCSR5	Timer Control Register 5	RW	0x0000	0x1000209C	16



# 10.3.1 Timer Control Register (TCSR)

The TCSR is a 16-bit read/write register. It contains the control bits for each channel. It is initialized to 0x00 by any reset.

TCSR0, TCSR1, TCSR2, TCSR3, TCSR4, TCSR5

0x1000204C, 0x1000205C, 0x1000206C, 0x1000207C, 0x1000208C, 0x1000209C



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Reserved			CLRZ	SD	INITL	PWM_EN	Reserved		PRESCALE		EXT_EN	RTC_EN	PCK_EN
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name		Description										
15:11	Reserved	These bits	always re	ad 0, and	written are ignored.	R							
10	CLRZ	Clear cour	iter to 0. It	is only us	ed in TCU2 mode.	RW							
		Writing 1 to	o this bit w	ill clear th	e counter to 0. When the counter is								
		finished se	etting to 0,	it will be c	leared by hardware.								
		Writing 0 to	o this bit w	ill be igno	red.								
9	SD	Shut Dowr	n (SD) the	PWM out	out. It is only used in TCU1 mode.	RW							
		0: Gracefu	I shutdowr	า									
		1: Abrupt s	shutdown										
		Graceful s	hutdown: 7	The outpu	t level for PWM output will keep the								
		level after	the compa	ırison mat	ch of FULL.								
		Abrupt shu	Abrupt shutdown: The output level for PWM output will keep the level.										
8	INITL	Selects an	initial outp	out level fo	or PWM output.	RW							
		1: High	: High										
		0: Low											
7	PWM_EN	PWM outp	PWM output pin control bit										
		1: PWM pi	n output e	nable									
		0: PWM pi	n output di	isable, an	d the PWM pin will be set to the initia								
		level accor	ding to IN	ITL.									
6	Reserved	These bits	always re	ad 0, and	written are ignored.	R							
5:3	PRESCALE				unt clock frequency. Don't change th	is RW							
		field when	the chann	el is runni	ng								
		Bit 2	Bit1	Bit 0	Description								
		0	0	0	Internal clock: CLK/1								
		0	0	1	Internal clock: CLK/4								
		0	1	0	Internal clock: CLK/16								
		0	1	1	Internal clock: CLK/64								
		1	0	0	Internal clock: CLK/256								
		1	0	1	Internal clock: CLK/1024								
		110~111 Reserved											
2	EXT_EN	Select EX	ΓAL as the	timer clo	ck input.	RW							
		1: Enable											
		0: Disable											
1	RTC_EN	Select RTCCLK as the timer clock input.											
		1: Enable											



		0: Disable	
0	PCK_EN	Select PCLK as the timer clock input.	RW
		1: Enable	
		0: Disable	

#### Note:

The input clock of timer and the PCLK should keep to the rules as follows:

Input clock of timer: IN_CLK	Clock generated from the frequency divider
	(PRESCALE): DIV_CLK
PCK_EN == 0, RTC_EN == 1 and EXT_EN == 0	f <sub>DIV_CLK</sub> < ½ f <sub>PCLK</sub>
(IN_CLK = RTCCLK)	
PCK_EN == 0, RTC_EN == 0 and EXT_EN == 1	f <sub>DIV_CLK</sub> < ½ f <sub>PCLK</sub>
(IN_CLK = EXTAL)	
PCK_EN == 1, RTC_EN == 0 and EXT_EN == 0	ANY
(IN_CLK = PCLK)	

#### 10.3.2 Timer Data FULL Register (TDFR)

The comparison data FULL registers TDFR is used to store the data to be compared with the content of the up-counter TCNT. This register can be directly read and written. (Default: indeterminate) But it is not suggested changing when counter is working in TCU2 mode.

TDFR0, TDFR1, TDFR2,	0x10002040, 0x10002050, 0x10002060,
TDFR3, TDFR4, TDFR5	0x10002070, 0x10002080, 0x10002090
Bit	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	TDFR
RST	? ? ? ? ? ? ? ? ? ? ? ? ? ? ?

## 10.3.3 Timer Data HALF Register (TDHR)

The comparison data HALF registers TDHR is used to store the data to be compared with the content of the up-counter TCNT. This register can be directly read and written. (Default: indeterminate) But it is not suggested changing when counter is working in TCU2 mode.

	TDHR0, TDHR1, TDHR2,			Ох	100	002	044	, 0	x10	002	2054	4, (	)x1(	000	206	4,
	TDHR3, TDHR4, TDHR5			0:	x10	002	074	4, 0	x1(	000	208	34,	0x1	000	209	94
Bit		15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0






#### 10.3.4 Timer Counter (TCNT)

TCNT is a 16-bit read/write register. The up-counter TCNT can be reset to 0 by software and counts up using the prescaler output clock. When TCNT count up to equal to TDFR, it will reset to 0 and continue to count up.

TCU1: The counter data can be read out at any time. The data can be written at any time. This makes it possible to change the interrupt and/or clock output cycles temporarily. (Default: indeterminate)

TCU2: The counter data can be read out at any time, but you should read TSTR.REALn to check whether the data is real data or not. The data can only be written before counter is started, and the counter clock is pclk. But it can be cleared to 0 by setting TCSR.CLRZ to 1, and if the counter is really cleared, TCSR.CLRZ will be set to 0 by hardware.




## 10.3.5 Timer Counter Enable Register (TER)

The TER is a 16-bit read-only register. It contains the counter enable control bits for each channel. It is initialized to 0x0000 by any reset. It can only be set by register TESR and TECR. Since the timer enable control bits are located in the same addresses, two or more timers can be started at the same time.

TER						0x	(1 <b>0</b> (	)02	010
Bit	15 14 13 12 11 10 9 8	8 7	6	5	4	3	2	1	0






Bits	Name	Description	RW
15	OSTEN	Enable the counter in OST.	
		1: Begin counting up	
		0: Stop counting up	
14:6	Reserved	These bits always read 0, and written are ignored.	R
5	TCEN 5	Enable the counter in timer 5.	R
		1: Begin counting up	
		0: Stop counting up	
4	TCEN 4	Enable the counter in timer 4.	R
		1: Begin counting up	
		0: Stop counting up	
3	TCEN 3	Enable the counter in timer 3.	R
		1: Begin counting up	
		0: Stop counting up	
2	TCEN 2	Enable the counter in timer 2.	R
		1: Begin counting up	
		0: Stop counting up	
1	TCEN 1	Enable the counter in timer 1.	R
		1: Begin counting up	
		0: Stop counting up	
0	TCEN 0	Enable the counter in timer 0.	R
		1: Begin counting up	
		0: Stop counting up	

# 10.3.6 Timer Counter Enable Set Register (TESR)

The TCCSR is a 32-bit write-only register. It contains the counter enable set bits for each channel. Since the timer enable control set bits are located in the same addresses, two or more timers can be started at the same time.






Bits	Name	Description	RW
15	OSTST	Set OSTEN bit of TER.	W
		1: Set OSTEN bit to 1	
		0: Ignore	
14:6	Reserved	These bits always read 0, and written are ignored.	W
5	TCST 5	Set TCEN 5 bit of TER.	W
		1: Set TCEN 5 bit to 1	
		0: Ignore	
4	TCST 4	Set TCEN 4 bit of TER.	W
		1: Set TCEN 4 bit to 1	
		0: Ignore	
3	TCST 3	Set TCEN 3 bit of TER.	W
		1: Set TCEN 3 bit to 1	
		0: Ignore	
2	TCST 2	Set TCEN 2 bit of TER.	W
		1: Set TCEN 2 bit to 1	
		0: Ignore	
1	TCST 1	Set TCEN 1 bit of TER.	W
		1: Set TCEN 1 bit to 1	
		0: Ignore	
0	TCST 0	Set TCEN 0 bit of TER.	W
		1: Set TCEN 0 bit to 1	
		0: Ignore	

# 10.3.7 Timer Counter Enable Clear Register (TECR)

The TECR is a 32-bit write-only register. It contains the counter enable clear bits for each channel. Since the timer enable clear bits are located in the same addresses, two or more timers can be stop at the same time.

TECR 0x10002018





Bits	Name	Description	RW
15	OSTCL	Set OSTEN bit of TER.	W
		1: Set OSTEN 5 bit to 0	
		0: Ignore	
14:6	Reserved	These bits always read 0, and written are ignored.	W
5	TCCL 5	Set TCEN 5 bit of TER.	W
		1: Set TCEN 5 bit to 0	
		0: Ignore	
4	TCCL 4	Set TCEN 4 bit of TER.	W
		1: Set TCEN 4 bit to 0	
		0: Ignore	
3	TCCL 3	Set TCEN 3 bit of TER.	W
		1: Set TCEN 3 bit to 0	
		0: Ignore	
2	TCCL 2	Set TCEN 2 bit of TER.	W
		1: Set TCEN 2 bit to 0	
		0: Ignore	
1	TCCL 1	Set TCEN 1 bit of TER.	W
		1: Set TCEN 1 bit to 0	
		0: Ignore	
0	TCCL 0	Set TCEN 0 bit of TER.	W
		1: Set TCEN 0 bit to 0	
		0: Ignore	

# 10.3.8 Timer Flag Register (TFR)

The TFR is a 32-bit read-only register. It contains the comparison match flag bits for all the channels. It can also be set by register TFSR and TFCR. It is initialized to 0x00000000 by any reset.

TFR 0x10002020




Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Reserved					HFLAG 5	HFLAG 4	HFLAG 3	HFLAG 2	HFLAG 1	HFLAG 0	OSTFLAG					Reserved					FFLAG 5	FFLAG 4	FFLAG 3	FFLAG 2	FFLAG 1	FFLAG 0
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:22	Reserved	These bits always read 0, and written are ignored.	R
21:16	HFLAG 5~0	HALF comparison match flag. (TCNT = TDHR)	R
		1: Comparison match	
		0: Comparison not match	
15	OSTFLAG	OST comparison match flag. (OSTCNT = OSTDR)	R
		1: Comparison match	
		0: Comparison not match	
14:6	Reserved	These bits always read 0, and written are ignored.	R
5:0	FFLAG 5~0	FULL comparison match flag. (TCNT = TDFR)	R
		1: Comparison match	
		0: Comparison not match	

## 10.3.9 Timer Flag Set Register (TFSR)

The TFSR is a 32-bit write-only register. It contains the comparison match flag set bits for all the channels.



Bits	Name	Description	RW
31:22	Reserved	-	-
21:16	HFST 5~0	Set HFLAG n bit of TFR.	W
		1: Set HFLAG n bit to 1	
		0: Ignore	
15	OSTFST	Set OSTFLAG n bit of TFR.	W
		1: Set OSTFLAG n bit to 1	
		0: Ignore	
14:6	Reserved	-	-



5:0	FFST 5~0	Set FFLAG n bit of TFR.	W
		1: Set FFLAG n bit to 1	
		0: Ignore	

# 10.3.10 Timer Flag Clear Register (TFCR)

The TFCR is a 32-bit write-only register. It contains the comparison match flag clear bits for all the channels.

	TF	CR																											0x1	000	202	28
Bit	31	30	29	28	27	26	25	24	23 2	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Doynosod	אפאפו אפת					HFCL 5	HFCL 4	HFCL 3	HFCL 2	HFCL 1	HFCL 0	OSTFCL					Reserved					FFCL 5	FFCL 4	FFCL 3	FFCL 2	FFCL 1	FFCL 0
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	RW
31:22	Reserved	-	-
21:16	HFCL 5~0	Set HFLAG n bit of TFR.	W
		1: Set FFLAG n bit to 0	
		0: Ignore	
15	OSTFCL	Set OSTFLAG n bit of TFR.	W
		1: Set OSTFLAG n bit to 0	
		0: Ignore	
14:6	Reserved	-	-
5:0	FFCL 5~0	Set FFLAG n bit of TFR.	W
		1: Set FFLAG n bit to 0	
		0: Ignore	

## 10.3.11 Timer Mast Register (TMR)

The TMR is a 32-bit read-only register. It contains the comparison match flag bits for all the channels. It is initialized to 0x003F003F by any reset. It can only be set by register TMSR and TMCR.

	TM	R																											0x1	000	20:	30
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Reserved					HMASK 5	HMASK 4	HMASK 3	HMASK 2	HMASK 1	HMASK 0	OSTMASK					Reserved					FMASK 5	FMASK 4	FMASK 3	FMASK 2	FMASK 1	FMASK 0
RST	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1



Bits	Name	Description	RW
31:22	Reserved	These bits always read 0, and written are ignored.	R
21:16	HMASK 5~0	HALF comparison match interrupt mask.	R
		1: Comparison match interrupt mask	
		0: Comparison match interrupt not mask	
15	OSTMASK	OST comparison match interrupt mask.	R
		1: Comparison match interrupt mask	
		0: Comparison match interrupt not mask	
14:6	Reserved	These bits always read 0, and written are ignored.	R
5:0	FMASK 5~0	FULL comparison match interrupt mask.	R
		1: Comparison match interrupt mask	
		0: Comparison match interrupt not mask	

# 10.3.12 Timer Mask Set Register (TMSR)

The TMSR is a 32-bit write-only register. It contains the comparison match flag set bits for all the channels.


	TM	SR																											0x1	000	20	34
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Reserved					HMST 5	HMST 4	HMST 3	HMST 2	HMST 1	HMST 0	OSTMST					Reserved					FMST 5	FMST 4	FMST 3	FMST 2	FMST 1	FMST 0
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	RW
31:22	Reserved	-	-
21:16	HMST 5~0	Set HMASK n bit of TMR.	W
		1: Set HMASK n bit to 1	
		0: Ignore	
15	OSTMST	Set OSTMASK n bit of TMR.	W
		1: Set OSTMASK n bit to 1	
		0: Ignore	
14:6	Reserved	-	-
5:0	FMST 5~0	Set FMASK n bit of TMR.	W
		1: Set FMASK n bit to 1	
		0: Ignore	



## 10.3.13 Timer Mask Clear Register (TMCR)

The TMCR is a 32-bit write-only register. It contains the comparison match flag clear bits for all the channels.



Bits	Name	Description	RW
31:22	Reserved	-	-
21:16	HMCL 5~0	Set HMASK n bit of TMR.	W
		1: Set HMASK n bit to 0	
		0: Ignore	
15	OSTMCL	Set OSTMASK n bit of TMR.	W
		1: Set OSTMASK n bit to 0	
		0: Ignore	
14:6	Reserved	-	-
5:0	FMCL 5~0	Set FMASK n bit of TMR.	W
		1: Set FMASK n bit to 0	
		0: Ignore	

#### 10.3.14 Timer Stop Register (TSR)

The TSR is a 32-bit read-only register. It contains the timer stop control bits for each channel, WDT and OST. It is initialized to 0x00000000 by any reset. It can only be set by register TSSR and TSCR. If set, clock supplies to timer n / WDT / OST is stopped, and registers of the timer / WDT / OST cannot be accessed also.

	TS	R																											<b>0</b> x	100	020	)1C
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Res	serv	/ed							WDTS	OSTS			ı	Res	erv	ed				STOP 5	STOP 4	STOP 3	STOP 2	STOP 1	STOP 0
<b>RST</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Bits	Name	Description	RW
31:17	Reserved	These bits always read 0, and written are ignored.	R



WDTS	1: The clock supplies to WDT is stopped.	R
	0: The clock supplies to WDT is supplied.	
OSTS	1: The clock supplies to OST is stopped.	R
	0: The clock supplies to OST is supplied.	
Reserved	These bits always read 0, and written are ignored.	R
STOP 5	1: The clock supplies to timer 5 is stopped.	R
	0: The clock supplies to timer 5 is supplied.	
STOP 4	1: The clock supplies to timer 4 is stopped.	R
	0: The clock supplies to timer 4 is supplied.	
STOP 3	1: The clock supplies to timer 3 is stopped.	R
	0: The clock supplies to timer 3 is supplied.	
STOP 2	1: The clock supplies to timer 2 is stopped.	R
	0: The clock supplies to timer 2 is supplied.	
STOP 1	1: The clock supplies to timer 1 is stopped.	R
	0: The clock supplies to timer 1 is supplied.	
STOP 0	1: The clock supplies to timer 0 is stopped.	R
	0: The clock supplies to timer 0 is supplied.	
	OSTS  Reserved STOP 5  STOP 4  STOP 3  STOP 2  STOP 1	OSTS  1: The clock supplies to OST is stopped. 0: The clock supplies to OST is stopped. 0: The clock supplies to OST is supplied.  Reserved These bits always read 0, and written are ignored.  STOP 5  1: The clock supplies to timer 5 is stopped. 0: The clock supplies to timer 5 is supplied.  STOP 4  1: The clock supplies to timer 4 is stopped. 0: The clock supplies to timer 4 is supplied.  STOP 3  1: The clock supplies to timer 3 is stopped. 0: The clock supplies to timer 3 is supplied.  STOP 2  1: The clock supplies to timer 2 is stopped. 0: The clock supplies to timer 2 is stopped. 0: The clock supplies to timer 1 is stopped. 0: The clock supplies to timer 1 is stopped. 0: The clock supplies to timer 1 is stopped. 1: The clock supplies to timer 1 is supplied.  STOP 0  1: The clock supplies to timer 1 is stopped.

## 10.3.15 Timer Stop Set Register (TSSR)

The TCSR is an 32-bit write-only register. It contains the timer stop set bits for each channel, WDT and OST. Since the timer stop control set bits are located in the same addresses, two or more timers can be started at the same time.




Bits	Name	Description	RW
31:17	Reserved	-	-
16	WDTSS	Set WDTS bit of TSR.	W
		1: Set WDTS bit to 1	
		0: Ignore	
15	OSTSS	Set OSTS bit of TSR.	W
		1: Set OSTS bit to 1	
		0: Ignore	
14:6	Reserved	-	-
5	STPS 5	Set STOP 5 bit of TSR.	W
		1: Set STOP 5 bit to 1	



		0: Ignore	
4	STPS 4	Set STOP 4 bit of TSR.	W
		1: Set STOP 4 bit to 1	
		0: Ignore	
3	STPS 3	Set STOP 3 bit of TSR.	W
		1: Set STOP 3 bit to 1	
		0: Ignore	
2	STPS 2	Set STOP 2 bit of TSR.	W
		1: Set STOP 2 bit to 1	
		0: Ignore	
1	STPS 1	Set STOP 1 bit of SR.	W
		1: Set STOP 1 bit to 1	
		0: Ignore	
0	STPS 0	Set STOP 0 bit of TSR.	W
		1: Set STOP 0 bit to 1	
		0: Ignore	

# 10.3.16 Timer Stop Clear Register (TSCR)

The TSCR is an 32-bit write-only register. It contains the timer stop clear bits for each channel, WDT and OST. Since the timer stop clear bits are located in the same addresses, two or more timers can be stop at the same time.




Bits	Name	Description	RW
31:17	Reserved	-	-
16	WDTSC	Set WDTS bit of TSR.	W
		1: Set WDTS bit to 0	
		0: Ignore	
15	OSTSC	Set OSTS bit of TSR.	W
		1: Set OSTS bit to 0	
		0: Ignore	
14:6	Reserved	-	-
5	STPC 5	Set STOP 5 bit of TSR.	W
		1: Set STOP 5 bit to 0	
		0: Ignore	



4	STPC 4	Set STOP 4 bit of TSR.	W
		1: Set STOP 4 bit to 0	
		0: Ignore	
3	STPC 3	Set STOP 3 bit of TSR.	W
		1: Set STOP 3 bit to 0	
		0: Ignore	
2	STPC 2	Set STOP 2 bit of TSR.	W
		1: Set STOP 2 bit to 0	
		0: Ignore	
1	STPC 1	Set STOP 1 bit of TSR.	W
		1: Set STOP 1 bit to 0	
		0: Ignore	
0	STPC 0	Set STOP 0 bit of TSR.	W
		1: Set STOP 0 bit to 0	
		0: Ignore	

## 10.3.17 Timer Status Register (TSTR)

The TSTR is a 32-bit read-only register. It contains the status of channel in TCU2 mode. The register can be written by setting register TSTSR and TSTCR.




Bits	Name	Description	RW
31:22	Reserved	These bits always read 0, and written are ignored.	R
21	REAL 5	1: The value read from counter 5 is a real value.	R
		0: The value read from counter 5 is a false value.	
20:6	Reserved	These bits always read 0, and written are ignored.	R
5	BUSY 5	1: The counter 5 is busy now.	R
		0: The counter 5 is ready now.	
4:0	Reserved	These bits always read 0, and written are ignored.	R



## 10.3.18 Timer Status Set Register (TSTSR)

The TSTSR is a 32-bit write-only register. It contains the timer status set bits for each channel.



Bits	Name	Description	RW
31:22	Reserved	These bits always read 0, and written are ignored.	R
21	REALS 5	Set REAL 5 bit of TSTR.	R
		1: Set REAL 5 bit to 1	
		0: Ignore	
20:6	Reserved	These bits always read 0, and written are ignored.	R
5	BUSYS 5	Set BUSY 5 bit of TSTR.	R
		1: Set BUSY 5 bit to 1	
		0: Ignore	
4:0	Reserved	These bits always read 0, and written are ignored.	R

#### 10.3.19 Timer Status Clear Register (TSTCR)

The TSTCR is a 32-bit write-only register. It contains the timer status clear bits for each channel.

	TS	ГСБ	?																										<b>0</b> x	100	020	F8
Bit	31	30	29	28 2	7	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Re	sei	rved	b				REALC 5							Res	ser	/ed							BUSYC 5		Re	serv	ved	
RST	0	0	0	0	n	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:22	Reserved	These bits always read 0, and written are ignored.	R
21	REALC 5	Clear REAL 5 bit of TSTR.	R
		1: Clear REAL 5 bit to 1	
		0: Ignore	
20:6	Reserved	These bits always read 0, and written are ignored.	R
5	BUSYC 5	Clear BUSY 5 bit of TSTR.	R
		1: Clear BUSY 5 bit to 1	
		0: Ignore	



4:0	Reserved	These bits always read 0, and written are ignored.	R	I
-----	----------	--	---	---

#### 10.4 Operation

#### 10.4.1 Basic Operation in TCU1 Mode

The value of TDFR should be bigger than TDHR, and the minimum settings are TDHR = 0 and TDFR = 1. In this case, the timer output clock cycle is the input clock × 1/2. If TDHR > TDFR, no comparison TFHR signal is generated.

Before the timer counter begin to count up, we need to do as follows:

If you want to use PWM you should set TCSR.PWM\_EN to be 0 before you initial TCU.

- 1. Initial the configuration.
  - (1) Writing TCSR.INITL to initialize PWM output level.
  - (2) Writing TCSR.SD to setting the shutdown mode (Abrupt shutdown or Graceful shutdown).
  - (3) Writing TCSR.PRESCALE to set TCNT count clock frequency.
  - (4) Setting TCNT, TDHR and TDFR.
- 2. Enable the clock.
  - (1) Writing TCSR.PWM\_EN to set whether enable PWM or disable PWM.
  - (2) Writing TCSR.EXT\_EN, TCSR.RTC\_EN or TCSR.PCK\_EN to 1 to select the input clock and enable the input clock. Only one of TCSR.EXT\_EN, TCSR.RTC\_EN and TCSR.PCK\_EN can be set to 1.

After initialize the register of timer, we should start the counter as follows:

Enable the counterSetting the TESR.TCST bit to 1 to enable the TCNT.

Note: The input clock and PCLK should follows the rules advanced before.

#### 10.4.2 Disable and Shutdown Operation in TCU1 Mode

Setting the TECR.TCCL bit to 1 to disable the TCNT.

## 10.4.3 Basic Operation in TCU2 Mode

The value of TDFR should be bigger than TDHR, and the minimum settings are TDHR = 0 and TDFR = 1. In this case, the timer output clock cycle is the input clock × 1/2. If TDHR > TDFR, no comparison TFHR signal is generated.

Initial state is that TCSR.PRESCALE=0, TCSR.PWM\_EN=0 and TCENR=0.

1. Reset the TCU.



- a) Writing TCSR.PCK\_EN to 1 to select pclk as the input clock.
- b) Set TCSR.CLRZ to 1 to clear TCNT or set TCNT to an initial value.
- c) Writing TCSR.PCK\_EN to 0 to close the input clock.
- 2. Initial the configuration.
  - a) Setting TDHR and TDFR.
  - b) Writing TCSR.INITL to initialize PWM output level (if used PWM).
  - c) Writing TCSR.PRESCALE to set TCNT count clock frequency.
  - d) Writing TCSR.EXT\_EN, TCSR.RTC\_EN or TCSR.PCK\_EN to 1 to select the input clock and enable the input clock. Only one of TCSR.EXT\_EN, TCSR.RTC\_EN and TCSR.PCK\_EN can be set to 1.
  - d) Writing TCSR.PWM EN to set whether enable PWM or disable PWM.

After initialize the register of timer, we should start the counter as follows:

2. Setting the TESR.TCST bit to 1 to enable the TCNT.

#### Note:

You can clear the counter when counter is working.

- a) Set TCSR.CLRZ to 1 to clear TCNT.
- b) Wait till TSTR.BUSY = 0. that is the counter have been cleared.

You can enable PWM or disable PWM the counter when counter is working.

- c) Set TCSR.PWM EN to 1 to enable PWM.
- d) Set TCSR.PWM EN to 0 to disable PWM.

#### 10.4.4 Disable and Shutdown Operation in TCU2 Mode

- 1. Writing TCSR.PWM EN to 0 to disable PWM.
- 2. Setting the TECR.TCCL bit to 1 to disable the TCNT.
- 3. Wait till TSTR.BUSY = 0, that is the reset of counter is finished.

#### 10.4.5 Read Counter in TCU2 Mode

If you want to read the data from register TCNT when the TCU is working, you can check TSTR.REAL whether it is good or not. It is suggested that:

- (1) If TSTR.REAL==1, the data read is available.
- (2) If TSTR.REAL==0, reread the counter till TSTR.REAL==1, the data read is available.
- (3) If TSTR.REAL is always 0, you can read some data, and lose some data that is quick different from the others. Then choose a data from them as the available data.

#### Note:

It suggested that (1), (2) is often used when the counter clock is very slow.


It suggested that (3) is often used when the counter clock is very fast.



## 10.4.6 Pulse Width Modulator (PWM)

Timer 0~5 can be used as Pulse Width Modulator (PWM). The PWM can be used to control the back light inverter or adjust bright or contrast of LCD panel.

FULL comparison match signal and HALF comparison match signal can determine an attribute of the PWM\_OUT waveform. FULL comparison match signal specifies the clock cycle for the PWM module clock. HALF comparison match signal specifies the duty ratio for the PWM module clock.





# 11 Operating System Timer

#### 11.1 Overview

The OST (Operating System Timer) contains one 32-bit programmable timer. It can be used ad operating system timer.

OST has the following features:

#### OST includes:

- 32-bit Counter
- 32-bit Compare Data Register
- Control Register

Independent clock for each counter, selectable by software

- PCLK, EXTAL and RTCCLK can be used as the clock for counter
- The division ratio of the clock can be set to 1, 4, 16, 64, 256 and 1024 by software

Match interrupt can be generated for OST using the compare data registers

— Interrupt flag and interrupt mask is same with TCU in TCU spec.




## 11.2 Register Description

In this section, we will describe the registers in OST. Following table lists all the registers definition. All OST register's 32bit address is physical address. And detailed function of each register will be described below.

Name	Description	RW	Reset Value	Address	Access
					Size
OSTDR	Operating System Timer Data Register	RW	0x????????	0x100020e0	32
OSTCNT	Operating System Timer Counter	RW	0x????????	0x100020e8	32
OSTCSR	Operating System Timer Control Register	RW	0x0000	0x100020ec	16

## 11.2.1 Operating System Control Register (OSTCSR)

The TCSR is a 16-bit read/write register. It contains the control bits for OST. It is initialized to 0x00 by any reset.



Bits	Name		Description										
15	CNT_MD	Counter m	ode choos	se bit.									
		0: When th	O: When the value counter is equal to compare value, the counter will										
		be cleared	pe cleared, and increase from 0.										
		1: When th	1: When the value counter is equal to compare value, the counter will										
		go on incre	o on increasing till overflow, and then increase from 0.										
14:6	Reserved	These bits	hese bits always read 0, and written are ignored.										
9	SD	Shut Dow	Shut Down (SD) the PWM output. It is only used in TCU1 mode.										
		0: Gracefu	l shutdowi	า (only us	ed when CNT_MD = 0)								
		1: Abrupt s	shutdown										
5:3	PRESCALE	These bits	select the	TCNT co	ount clock frequency.	RW							
		Bit 2	Bit1	Bit 0	Description								
		0	0	0	Internal clock: CLK/1								
		0	0	1	Internal clock: CLK/4								
		0	0 1 0 Internal clock: CLK/16										
		0	1	1	Internal clock: CLK/64								
		1	1 0 0 Internal clock: CLK/256										



		1	Internal clock: CLK/1024									
		110~111	110~111 Reserved									
2	EXT_EN	Select EX	Select EXTAL as the timer clock input.									
		1: Enable	I: Enable									
		0: Disable	): Disable									
1	RTC_EN	Select RT0	CCLK as th	ne timer cl	ock input.	RW						
		1: Enable										
		0: Disable										
0	PCK_EN	Select PCI	K as the t	imer clock	input.	RW						
		1: Enable	1: Enable									
		0: Disable										


#### Note:

The input clock of timer and the PCLK should keep to the rules as follows:

Input clock of timer: IN_CLK	Clock generated from the frequency divider
	(PRESCALE): DIV_CLK
PCK_EN == 0, RTC_EN == 1 and EXT_EN == 0	f <sub>DIV_CLK</sub> < ½ f <sub>PCLK</sub>
(IN_CLK = RTCCLK)	
PCK_EN == 0, RTC_EN == 0 and EXT_EN == 1	f <sub>DIV_CLK</sub> < ½ f <sub>PCLK</sub>
(IN_CLK = EXTAL)	
PCK_EN == 1, RTC_EN == 0 and EXT_EN == 0	ANY
(IN_CLK = PCLK)	

#### 11.2.2 Operating System Timer Data Register (OSTDR)

The operating system timer data register OSTDR is used to store the data to be compared with the content of the operating system timer up-counter OSTCNT. This register can be directly read and written. (Default: indeterminate)



#### 11.2.3 Operating System Timer Counter (OSTCNT)

The operating system timer counter (OSTCNT) is a 32-bit read/write counter. The up-counter OSTCNT can be set by software and counts up using the prescaler output clock. The data can be read out at any time. The counter data can be written at any time. (Default: indeterminate)



	OST	CNT	•																									0x1	000	) <b>2</b> 0e	<b>8</b> €
Bit	31 3	0 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														C	ST	CN.	Т														
RST	? 1	? ?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?



## 11.3 Operation

#### 11.3.1 Basic Operation

Before the timer counter begin to count up, we need to do as follows:

- 1. Initial the configuration.
  - Writing TCSR.SD to setting the shutdown mode (Abrupt shutdown or Graceful shutdown).
  - Writing OSTCSR.PRESCALE to set OSTCNT count clock frequency.
  - Setting OSTCNT and OSTDR.
- Enable the clock.

Writing OSTCSR.EXT\_EN, OSTCSR.RTC\_EN or OSTCSR.PCK\_EN to 1 to select the input clock and enable the input clock. Only one of OSTCSR.EXT\_EN, OSTCSR.RTC\_EN and OSTCSR.PCK\_EN can be set to 1.

After initialize the register of timer, we should start the counter as follows:

Enable the counter Setting the TESR.OSTCST bit to 1 to enable the OSTCNT.

Note: The input clock and PCLK should follows the rules advanced before.

## 11.3.2 Disable and Shutdown Operation

1. Setting the TECR.OSTCCL bit to 1 to disable the OSTCNT.



# 12 Watchdog Timer

#### 12.1 Overview

The watchdog timer is used to resume the processor whenever it is disturbed by malfunctions such as noise and system errors. The watchdog timer can generate the reset signal.

#### Features:

Generates WDT reset.

A 16-bit Data register and a 16-bit counter.

Counter clock uses the input clock selected by software.

- PCLK, EXTAL and RTCCLK can be used as the clock for counter
- The division ratio of the clock can be set to 1, 4, 16, 64, 256 and 1024 by software




## 12.2 Register Description

In this section, we will describe the registers in WDT. Following table lists all the registers definition. All WDT register's 32bit address is physical address. And detailed function of each register will be described below.

Name	Description	RW	Reset Value	Address	Access
					Size
TDR	Watchdog Timer Data Register	RW	0x????	0x10002000	16
TCER	Watchdog Counter Enable Register	RW	0x00	0x10002004	8
TCNT	Watchdog Timer Counter	RW	0x????	0x10002008	16
TCSR	Watchdog Timer Control Register	RW	0x0000	0x1000200C	16

## 12.2.1 Watchdog Control Register (TCSR)

The TCSR is a 16-bit read/write register. It contains the control bits for WDT. It is initialized to 0x00 by any reset.



Bits	Name	Description				RW	
15:6	Reserved	These bits always read 0, and written are ignored.				R	
5:3	PRESCALE	These bits select the TCNT count clock frequency.					
		Bit 2	Bit1	Bit 0	Description	]	
		0	0	0	Internal clock: CLK/1	]	
		0	0	1	Internal clock: CLK/4	]	
		0	1	0	Internal clock: CLK/16	]	
		0	1	1	Internal clock: CLK/64	]	
		1	0	0	Internal clock: CLK/256	]	
		1	0	1	Internal clock: CLK/1024	]	
		110~111			Reserved		
2	EXT_EN	Select EX	Select EXTAL as the timer clock input.				
		1: Enable 0: Disable					
1	RTC_EN	Select RTCCLK as the timer clock input.					
	1: Enable						



		0: Disable	
0	PCK_EN	Select PCLK as the timer clock input.	RW
		1: Enable	
		0: Disable	

#### Note:

The input clock of timer and the PCLK should keep to the rules as follows:

Input clock of timer: IN_CLK	Clock generated from the frequency divider (PRESCALE): DIV_CLK
PCK_EN == 0, RTC_EN == 1 and EXT_EN == 0	$f_{DIV\_CLK} < \frac{1}{2} f_{PCLK}$
(IN_CLK = RTCCLK)	
PCK_EN == 0, RTC_EN == 0 and EXT_EN == 1	f <sub>DIV_CLK</sub> < ½ f <sub>PCLK</sub>
(IN_CLK = EXTAL)	
PCK_EN == 1, RTC_EN == 0 and EXT_EN == 0	ANY
(IN_CLK = PCLK)	

#### 12.2.2 Watchdog Enable Register (TCER)

The TCER is an 8-bit read/write register. It contains the counter enable control bits for watchdog. It is initialized to 0x00 by any reset.




Bits	Name	Description			
7:1	Reserved	These bits always read 0, and written are ignored.	R		
0	TCEN	Counter enable control.	RW		
		0: Timer stop.			
		1: Timer running.			

#### 12.2.3 Watchdog Timer Data Register (TDR)

The watchdog timer data register TDR is used to store the data to be compared with the content of the watchdog timer up-counter TCNT. This register can be directly read and written. (Default: indeterminate)


TDR 0x10002000





## 12.2.4 Watchdog Timer Counter (TCNT)

The watchdog timer counter (TCNT) is a 16-bit read/write counter. The up-counter TCNT can be reset to 0 by software and counts up using the prescaler output clock. When TCNT count up to equal to TDR, the comparison match signal will be generated and a WDT reset is generated. The data can be read out at any time. The counter data can be written at any time. (Default: indeterminate)



## 12.3 Watchdog Timer Function

The following describes steps of using WDT:

- 1. Setting the PRESCALE of input clock in register TCSR.
- 2. Set register TDR and TCNT.
- 3. Select the input clock and enable the input clock in register TCSR.

After initialize the register of timer, we should start the counter as follows:

- 4. Set TCEN bit in TCER to 1. The counter TCNT begins to count.
- 5. If TCNT = TDR, a WDT reset will be generated.

Note1: The input clock and PCLK should follows the rules advanced before.

Note2: The clock of WDT can be stopped by setting register TSR, and register TSR can only be set by register TSSR or TSCR. The content of register TSR, TSSR and TSCR can be found in TCU spec.



#### **General-Purpose I/O Ports** 13

#### 13.1 Overview

General Purpose I/O Ports (GPIO) is used in generating and capturing application-specific input and output signals. Each port can be programmed as an output, an input or function port that serves certain peripheral. As input, pull up/down can be enabled/disabled for the port and the port also can be configured as level or edge tripped interrupt source.

#### Features:

Each port can be configured as an input, an output or an alternate function port.

Each port can be configured as an interrupt source of low/high level or rising/falling edge triggering. Every interrupt source can be masked independently.

Each port has an internal pull-up or pull-down resistor connected. The pull-up/down resistor can be disabled.

The 105 GPIO ports, named PA00~31, PB00~31, PC00~31 and PD00~31 in jz4750L are divided into 4 GPIO groups with maximum of 32 GPIO in each group. Group A includes PA00~PA31 (except PA16~PA31); Group B includes PB00~31 (except PB15, PB22, PB23, PB26~PE29); Group C includes PC00~31; Group D includes PD00~PD31. GPIO output 4 interrupts, 1 for every group, to INTC.

For every group, 23 memory-mapped 32-bit registers can be used to operate the GPIO ports:

PAPIN, PBPIN, PCPIN, PDPIN, PEPIN, PFPIN

PADAT, PBDAT, PCDAT, PDDAT, PEDAT, PFDAT

PADATS, PBDATS, PCDATS, PDDATS, PEDATS, PFDATS - Data Set Register

PADATC, PBDATC, PCDATC, PDDATC, PEDATC, PFDATC - Data Clear Register

PAIM, PBIM, PCIM, PDIM, PEIM, PFIM

PAIMS, PBIMS, PCIMS, PDIMS, PEIMS, PFIMS

PAIMC, PBIMC, PCIMC, PDIMC, PEIMC, PFIMC

PAPE, PBPE, PCPE, PDPE, PEPE, PFPE

PAPES, PBPES, PCPES, PDPES, PEPES, PFPES

PAPEC, PBPEC, PCPEC, PDPEC, PEPEC, PFPEC

PAFUN, PBFUN, PCFUN, PDFUN, PEFUN, PFFUN

PAFUNS, PBFUNS, PCFUNS, PDFUNS, PEFUNS, PFFUNS - Function Set Register

PAFUNC, PBFUNC, PDFUNC, PEFUNC, PFFUNC - Function Clear Register

PASEL, PBSEL, PCSEL, PDSEL, PESEL, PFSEL

PASELS, PBSELS, PCSELS, PDSELS, PESELS, PFSELS

PASELC, PBSELC, PCSELC, PDSELC, PESELC, PFSELC

PADIR, PBDIR, PCDIR, PDDIR, PEDIR, PFDIR

PADIRS, PBDIRS, PCDIRS, PDDIRS, PEDIRS, PFDIRS

- PIN Level Register

- Data Register

- Interrupt Mask Register

- Interrupt Mask Set Register

- Interrupt Mask Clear Register

- PULL Disable Register

PULL Disable Set Register

- PULL Disable Clear Register

- Function Register

- Select Register

- Select Set Register

- Select Clear Register

- Direction Register

- Direction Set Register



PADIRC, PBDIRC, PCDIRC, PDDIRC, PEDIRC, PFDIRC - Direction Clear Register
PATRG, PBTRG, PCTRG, PDTRG, PETRG, PFTRG - Trigger Mode Register
PATRGS, PBTRGS, PCTRGS, PDTRGS, PETRGS, PFTRGS - Trigger Mode Set Register
PATRGC, PBTRGC, PCTRGC, PDTRGC, PETRGC, PFTRGC- Trigger Mode Clear Register
PAFLG, PBFLG, PCFLG, PDFLG, PEFLG, PFFLG - FLAG Register
The following table summarize pull resistor, direction and shared function ports for all GPIO



# Table 13-1 GPIO Port A summary

Bit	PA	Pull	Shared Function Port Selected by				
N	N	(U/D)	Bypass	PFUN = 1	PFUN = 1	Note	
			Mode	PTRG=0	PTRG=0		
				PSEL = 0	PSEL = 1		
0	00	U	-	D0 (io)	-	-	
1	01	U	-	D1 (io)	-	-	
2	02	U	-	D2 (io)	-	-	
3	03	U	-	D3 (io)	-	-	
4	04	U	-	D4 (io)	-	-	
5	05	U	-	D5 (io)	-	-	
6	06	U	-	D6 (io)	-	-	
7	07	U	-	D7 (io)	-	-	
8	08	U	-	D8 (io)	-	-	
9	09	U	-	D9 (io)	-	-	
10	10	U	-	D10 (io)	-	-	
11	11	U	-	D11 (io)	-	-	
12	12	U	-	D12 (io)	-	-	
13	13	U	-	D13 (io)	-	-	
14	14	U	-	D14 (io)	-	-	
15	15	U	-	D15 (io)	-	-	



# Table 13-2 GPIO Port B summary

Bit	РВ	Pull	Shared Function Port Selected by					
N	N	(U/D)	Bypass	PFUN = 1	PFUN = 1	PFUN = 1	Note	
			Mode	PTRG = 0	PTRG = 0	PTRG = 1		
				PSEL = 0	PSEL = 1	PSEL = 0		
0	00	U	-	A0 (out)	-	-	-	
1	01	J	-	A1 (out)	-	-	-	
2	02	J	-	A2 (out)	-	-	-	
3	03	J	-	A3 (out)	-	-	-	
4	04	J	-	A4 (out)	-	-	-	
5	05	J	-	A5 (out)	-	-	-	
6	06	J	-	A6 (out)	-	-	-	
7	07	J	-	A7 (out)	-	-	-	
8	08	U	-	A8 (out)	-	-	-	
9	09	J	-	A9 (out)	-	-	-	
10	10	J	-	A10 (out)	-	-	-	
11	11	J	-	A11 (out)	-	-	-	
12	12	J	-	A12 (out)	-	-	-	
13	13	U	-	A13 (out)	-	-	-	
14	14	J	-	A14 (out)	-	-	-	
16	16	J	-	DCS0_ (out)	-	-	-	
17	17	J	-	RAS_ (out)	-	-	-	
18	18	U	-	CAS_ (out)	-	-	-	
19	19	U	-	SDWE_ & BUFD_	-	-	-	
				(out)				
20	20	U	-	WE0_ (out)	-	-	-	
21	21	U	-	WE1_ (out)	-	-	-	
24	24	U	-	CKO (out)	-	-	1	
25	25	U	-	CKE (out)	-	-	-	
30	30	U				-	2	
31	31	U		WKUP		-	3	



# **Table 13-4 GPIO Port C summary**

Bit	РС	Pull		Shared	Function Port S	elected by	
N	N	(U/D)	Bypas	PFUN = 1	PFUN = 1	PFUN = 1	Note
			s Mode	PTRG = 0	PTRG = 0	PTRG = 1	
				PSEL = 0	PSEL = 1	PSEL = 0	
0	00	U	-	A17 (out)	CIM_D0 (in)	-	-
1	01	U	-	A18 (out)	CIM_D1 (in)	-	-
2	02	U	-	A19 (out)	CIM_D2 (in)	-	-
3	03	U	-	A20 (out)	CIM_D3 (in)	-	-
4	04	U	-	A21 (out)	CIM_D4 (in)	-	-
5	05	U	-	A22 (out)	CIM_D5 (in)	-	-
6	06	U	-	A23 (out)	CIM_D6 (in)	DREQ (in)	-
7	07	U	-	A24 (out)	CIM_D7 (in)	DACK (out)	-
8	08	U		A15 (out)/CL (out) used for share nandflash	MSC0_CLK (out)	-	-
9	09	U		A16 (out)/AL (out) used for share nandflash,	MSC0_CMD (io)	-	-
10	10	U		PWM0 (out)	I2C_SDA (io)	-	-
11	11	U		PWM1 (out)	I2C_SCK (io)	-	-
12	12	J		PWM2 (out)	UART_TXD (out)	-	-
13	13	J		PWM3 (out)	UART_RXD (in)	-	-
14	14	U		PWM4 (out)	-	-	-
15	15	U		PWM5 (out)	-	-	-
16	16	U		SSI_CLK (out)			-
17	17	U		SSI_DT (out)		-	-
18	18	U		SSI_DR (in)		-	-
19	19	U		SSI_CE0_ (out)		-	-
20	20	U		WAIT_ (in)	-	-	-
21	21	U		CS1_ (out)	-	-	-
22	22	U		CS2_ (out)	MSC0_D3 (io)	-	-
23	23	U		CS3_ (out)	-	-	-
24	24	U		CS4_ (out)	-	-	-
25	25	U		RD_ (out)	-	-	-
26	26	U		WR_ (out)	-	-	-
27	27	U	-	MSC0_D2 (io)	-	-	4
28	28	U	-	FRE_ (out)	MSC0_D0 (io)	-	-
29	29	U	-	FWE_ (out)	MSC0_D1 (io)	-	-
30	30	U	-	-	-	-	5,7
31	31	U	-	-	-		6,7





# Table 13-5 GPIO Port D summary

Bit	PD	Pull		Shared Fund	tion Port Selecte	ed by	
N	N	(U/D)	Bypass	PFUN = 1	PFUN = 1	PFUN = 1	Note
			Mode	PTRG = 0	PTRG = 0	PTRG = 1	
				PSEL = 0	PSEL = 1	PSEL = 0	
0	00	U		LCD_B2 (out)	-		-
1	01	U		LCD_B3 (out)	-		-
2	02	U		LCD_B4 (out)	-		-
3	03	U		LCD_B5 (out)	-		-
4	04	U		LCD_B6 (out)	-		-
5	05	U		LCD_B7 (out)	-		-
6	06	U		LCD_G2 (out)	-		-
7	07	U		LCD_G3 (out)	-		-
8	08	U		LCD_G4 (out)	-		-
9	09	U		LCD_G5 (out)	-		-
10	10	U		LCD_G6 (out)	-		-
11	11	U		LCD_G7 (out)	-		-
12	12	U		LCD_R2 (out)	-		-
13	13	U		LCD_R3 (out)	-		-
14	14	U		LCD_R4 (out)	-		-
15	15	U		LCD_R5 (out)	-		-
16	16	U		LCD_R6 (out)	-		-
17	17	U		LCD_R7 (out)	-		-
18	18	U		LCD_PCLK (io)	-		-
19	19	U		LCD_HSYNC (io)	-		-
20	20	U		LCD_VSYNC (io)	-		-
21	21	U		LCD_DE (out)	-		-
22	22	U		LCD_CLS (out)	LCD_R1 (out)	CIM_MCLK (out)	-
23	23	U		LCD_SPL (out)	LCD_G0 (out)	CIM_HSYNC (in)	-
24	24	U		LCD_PS (out)	LCD_G1 (out)	CIM_PCLK (in)	-
25	25	U		LCD_REV (out)	LCD_B1 (out)	CIM_VSYNC (in)	-
26	26	U		MSC1_CLK (out)	-		-
27	27	U		MSC1_CMD (io)	-		-
28	28	U		MSC1_D0 (io)	-		-
29	29	U		MSC1_D1 (io)	-		-
30	30	U		MSC1_D2 (io)	-		-
31	31	U		MSC1_D3 (io)	-		-



#### Note:

- 1. PB24: GPIO group B bit 24. It is CKO function when chip is reset.
- 2. PB30: GPIO group B bit 30. No corresponding pin exists for this GPIO. It is only used to select the function between UART and JTAG, which share the same set of pins, by using register PBSEL [30] When PBSEL [30]=0, select JTAG function.
  - When PBSEL [30]=1, select UART function
- 3. PB31: GPIO group B bit 31 can only be used as input and interrupt, no pull-up and pull-down.
- 4. PC27: GPIO group C bit 27. If NAND flash is used, it should connect to NAND FRB. (NAND flash ready/busy) If NAND flash is not used, it is used as general GPIO.
- 5. PC30: GPIO group C bit 30 is used as BOOT\_SEL0 input during boot.
- 6. PC31: GPIO group C bit 31 is used as BOOT\_SEL1 input during boot.
- 7. BOOT\_SEL1, BOOT\_SEL0 are used to select boot source and function during the processor boot.



# 13.2 Register Description

Table 13-2 summarized all memory-mapped registers, which can be programmed to operate GPIO port and alternate function port sharing configuration.

All registers are in 32-bits width. Usually, 1 bit in the register affects a corresponding GPIO port and every GPIO port can be operated independently.

**Table 13-2 GPIO Registers** 

Name	Description	RW	Reset Value	Address	Size
	GPIO PO	RT A			
PAPIN	PORT A PIN Level Register	R	0x00000000	0x10010000	32
PADAT	PORT A Data Register	R	0x00000000	0x10010010	32
PADATS	PORT A Data Set Register	W	0x????????	0x10010014	32
PADATC	PORT A Data Clear Register	W	0x????????	0x10010018	32
PAIM	PORT A Interrupt Mask Register	R	0xFFFFFFF	0x10010020	32
PAIMS	PORT A Interrupt Mask Set Register	W	0x????????	0x10010024	32
PAIMC	PORT A Interrupt Mask Clear Register	W	0x????????	0x10010028	32
PAPE	PORT A PULL Disable Register	R	0x00000000	0x10010030	32
PAPES	PORT A PULL Disable Set Register	W	0x????????	0x10010034	32
PAPEC	PORT A PULL Disable Clear Register	W	0x????????	0x10010038	32
PAFUN	PORT A Function Register	R	0x00000000	0x10010040	32
PAFUNS	PORT A Function Set Register	W	0x????????	0x10010044	32
PAFUNC	PORT A Function Clear Register	W	0x????????	0x10010048	32
PASEL	PORT A Select Register	R	0x00000000	0x10010050	32
PASELS	PORT A Select Set Register	W	0x????????	0x10010054	32
PASELC	PORT A Select Clear Register	W	0x????????	0x10010058	32
PADIR	PORT A Direction Register	R	0x00000000	0x10010060	32
PADIRS	PORT A Direction Set Register	W	0x????????	0x10010064	32
PADIRC	PORT A Direction Clear Register	W	0x????????	0x10010068	32
PATRG	PORT A Trigger Register	R	0x00000000	0x10010070	32
PATRGS	PORT A Trigger Set Register	W	0x????????	0x10010074	32
PATRGC	PORT A Trigger Clear Register	W	0x????????	0x10010078	32
PAFLG	PORT A FLAG Register	R	0x00000000	0x10010080	32
PAFLGC	PORT A FLAG Clear Register	W	0x????????	0x10010014	32
	GPIO PO	RT B			
PBPIN	PORT B PIN Level Register	R	0x00000000	0x10010100	32
PBDAT	PORT B Data Register	R	0x00000000	0x10010110	32
PBDATS	PORT B Data Set Register	W	0x????????	0x10010114	32
PBDATC	PORT B Data Clear Register	W	0x????????	0x10010118	32



POBIMS         PORT B Interrupt Mask Set Register         W         0x???????         0x10010124         32           PBIMC         PORT B Interrupt Mask Clear Register         W         0x???????         0x10010124         32           PBPE         PORT B PULL Enable Register         R         0x0000000         0x10010130         32           PBPES         PORT B PULL Enable Clear Register         W         0x????????         0x10010134         32           PBPED         PORT B PULL Enable Clear Register         W         0x???????         0x10010134         32           PBFUN         PORT B Function Register         R         0x0000000         0x10010144         32           PBFUNS         PORT B Function Clear Register         W         0x????????         0x10010144         32           PBFUND         PORT B Function Clear Register         W         0x????????         0x10010144         32           PBSEL         PORT B Select Set Register         R         0x0000000         0x10010150         32           PBSELS         PORT B Direction Register         R         0x00000000         0x10010164         32           PBSELS         PORT B Direction Clear Register         R         0x00000000         0x10010164         32	PBIM	PORT B Interrupt Mask Register	R	0xFFFFFFF	0x10010120	32
PBIMC         PORT B Interrupt Mask Clear Register         W         0x???????         0x10010128         32           PBPE         PORT B PULL Enable Register         R         0x00000000         0x10010130         32           PBPES         PORT B PULL Enable Set Register         W         0x????????         0x10010134         32           PBPED         PORT B PULL Enable Clear Register         W         0x????????         0x10010134         32           PBFUN         PORT B Function Register         R         0x00000000         0x10010144         32           PBFUND         PORT B Function Clear Register         W         0x????????         0x10010144         32           PBFUND         PORT B Function Clear Register         W         0x????????         0x10010144         32           PBFUND         PORT B Select Register         W         0x????????         0x10010150         32           PBSELD         PORT B Select Set Register         W         0x????????         0x10010154         32           PBSELD         PORT B Direction Register         W         0x????????         0x10010164         32           PBDIR         PORT B Direction Set Register         W         0x?????????         0x10010164         32           P		' '	-			
PBPE         PORT B PULL Enable Register         R         0x00000000         0x10010130         32           PBPES         PORT B PULL Enable Set Register         W         0x????????         0x10010134         32           PBPEC         PORT B PULL Enable Clear Register         W         0x????????         0x10010134         32           PBFUN         PORT B Function Register         R         0x00000000         0x10010144         32           PBFUND         PORT B Function Set Register         W         0x????????         0x10010144         32           PBFUNC         PORT B Select Register         W         0x????????         0x10010150         32           PBSEL         PORT B Select Set Register         W         0x????????         0x10010150         32           PBSELS         PORT B Select Set Register         W         0x????????         0x10010150         32           PBSELC         PORT B Select Glear Register         W         0x?????????         0x10010153         32           PBDIR         PORT B Direction Register         W         0x?????????         0x10010164         32           PBDIR         PORT B Direction Set Register         W         0x?????????         0x10010164         32           PBDIR		'				
PBPES         PORT B PULL Enable Set Register         W         0x????????         0x10010134         32           PBPEC         PORT B PULL Enable Clear Register         W         0x????????         0x10010138         32           PBFUN         PORT B Function Register         R         0x00000000         0x10010140         32           PBFUNS         PORT B Function Clear Register         W         0x????????         0x10010144         32           PBFUNC         PORT B Function Clear Register         W         0x????????         0x10010148         32           PBSEL         PORT B Select Register         R         0x00000000         0x10010150         32           PBSELS         PORT B Select Clear Register         W         0x????????         0x10010154         32           PBSELC         PORT B Direction Register         R         0x0000000         0x10010168         32           PBDIR         PORT B Direction Set Register         W         0x????????         0x10010160         32           PBDIRS         PORT B Direction Clear Register         W         0x????????         0x10010170         32           PBTRG         PORT B Trigger Register         W         0x?????????         0x10010170         32           PBTRGS<	_	· · · · · · · · · · · · · · · · · · ·				
PBPEC         PORT B PULL Enable Clear Register         W         0x????????         0x10010138         32           PBFUN         PORT B Function Register         R         0x00000000         0x1010140         32           PBFUNS         PORT B Function Set Register         W         0x????????         0x10010144         32           PBFUNC         PORT B Function Clear Register         W         0x????????         0x10010143         32           PBSEL         PORT B Select Register         R         0x0000000         0x10010154         32           PBSELS         PORT B Select Clear Register         W         0x????????         0x10010154         32           PBSELC         PORT B Direction Register         W         0x????????         0x10010154         32           PBDIR         PORT B Direction Register         R         0x00000000         0x10010160         32           PBDIR         PORT B Direction Set Register         W         0x?????????         0x10010164         32           PBTRG         PORT B Direction Set Register         W         0x?????????         0x10010170         32           PBTRG         PORT B Direction Set Register         W         0x?????????         0x10010170         32           PBTRG			-			
PBFUN         PORT B Function Register         R         0x00000000         0x10010140         32           PBFUNS         PORT B Function Set Register         W         0x????????         0x10010144         32           PBFUNC         PORT B Function Clear Register         W         0x????????         0x10010144         32           PBSEL         PORT B Select Register         R         0x00000000         0x10010153         32           PBSELS         PORT B Select Clear Register         W         0x????????         0x10010154         32           PBDIR         PORT B Direction Register         W         0x????????         0x10010160         32           PBDIR         PORT B Direction Set Register         W         0x????????         0x10010160         32           PBDIRS         PORT B Direction Set Register         W         0x????????         0x10010164         32           PBDIRS         PORT B Direction Set Register         W         0x????????         0x10010164         32           PBTRG         PORT B Trigger Register         W         0x?????????         0x10010170         32           PBTRGS         PORT B Trigger Clear Register         W         0x?????????         0x10010170         32           PBTRGC						
PBFUNS         PORT B Function Set Register         W         0x????????         0x10010144         32           PBFUNC         PORT B Function Clear Register         W         0x????????         0x10010148         32           PBSEL         PORT B Select Register         R         0x00000000         0x10010150         32           PBSELS         PORT B Select Clear Register         W         0x????????         0x10010164         32           PBSEL         PORT B Select Clear Register         W         0x????????         0x10010163         32           PBDIR         PORT B Direction Register         R         0x00000000         0x10010160         32           PBDIRS         PORT B Direction Clear Register         W         0x????????         0x10010164         32           PBDIRC         PORT B Direction Clear Register         W         0x????????         0x10010164         32           PBTRG         PORT B Trigger Register         W         0x?????????         0x10010170         32           PBTRG         PORT B Trigger Set Register         W         0x?????????         0x10010170         32           PBTRGC         PORT B Trigger Set Register         W         0x?????????         0x10010171         32           PBFLGC <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
PBFUNC         PORT B Function Clear Register         W         0x????????         0x10010148         32           PBSEL         PORT B Select Register         R         0x00000000         0x10010150         32           PBSELS         PORT B Select Set Register         W         0x????????         0x10010154         32           PBSELC         PORT B Select Clear Register         W         0x????????         0x10010158         32           PBDIR         PORT B Direction Register         R         0x00000000         0x10010160         32           PBDIRS         PORT B Direction Set Register         W         0x????????         0x10010163         32           PBDIRC         PORT B Direction Clear Register         W         0x????????         0x10010164         32           PBTRG         PORT B Direction Clear Register         W         0x????????         0x10010164         32           PBTRG         PORT B Direction Clear Register         R         0x00000000         0x10010170         32           PBTRG         PORT B Trigger Register         W         0x????????         0x10010174         32           PBTRGS         PORT B Trigger Set Register         W         0x?????????         0x10010170         32           PBTRGC </td <td></td> <td></td> <td>-</td> <td></td> <td></td> <td></td>			-			
PBSEL         PORT B Select Register         R         0x00000000         0x10010150         32           PBSELS         PORT B Select Set Register         W         0x????????         0x10010154         32           PBSELC         PORT B Select Clear Register         W         0x????????         0x10010158         32           PBDIR         PORT B Direction Register         R         0x00000000         0x10010160         32           PBDIRS         PORT B Direction Clear Register         W         0x????????         0x10010164         32           PBDIRC         PORT B Direction Clear Register         W         0x????????         0x10010164         32           PBTRG         PORT B Trigger Register         R         0x0000000         0x10010170         32           PBTRGS         PORT B Trigger Set Register         W         0x????????         0x10010174         32           PBTRGC         PORT B Trigger Clear Register         W         0x????????         0x10010174         32           PBTRGC         PORT B TLAG Register         R         0x00000000         0x10010178         32           PBFLG         PORT B PLAG Register         R         0x00000000         0x100101014         32           PCPIN         PORT C						
PBSELS         PORT B Select Set Register         W         0x????????         0x10010154         32           PBSELC         PORT B Select Clear Register         W         0x????????         0x10010158         32           PBDIR         PORT B Direction Register         R         0x00000000         0x10010160         32           PBDIRS         PORT B Direction Set Register         W         0x????????         0x10010164         32           PBDIRS         PORT B Direction Clear Register         W         0x????????         0x10010164         32           PBTRG         PORT B Trigger Register         R         0x00000000         0x10010170         32           PBTRGS         PORT B Trigger Register         R         0x00000000         0x10010174         32           PBTRGC         PORT B Trigger Register         W         0x????????         0x10010174         32           PBFLGC         PORT B FLAG Register         R         0x00000000         0x10010180         32           PBFLGC         PORT B FLAG Register         R         0x00000000         0x10010210         32           PBFLGC         PORT C PIN Level Register         R         0x00000000         0x10010210         32           PCPIN         PORT C Data S						
PBSELC         PORT B Select Clear Register         W         0x????????         0x10010158         32           PBDIR         PORT B Direction Register         R         0x00000000         0x10010160         32           PBDIRS         PORT B Direction Set Register         W         0x????????         0x10010164         32           PBDIRC         PORT B Direction Clear Register         W         0x????????         0x10010168         32           PBTRG         PORT B Trigger Register         R         0x00000000         0x10010170         32           PBTRGS         PORT B Trigger Clear Register         W         0x????????         0x10010174         32           PBTRGC         PORT B FLAG Register         R         0x00000000         0x10010178         32           PBFLG         PORT B FLAG Clear Register         R         0x00000000         0x10010180         32           PBFLGC         PORT B FLAG Clear Register         W         0x????????         0x100101180         32           PBFLG         PORT B FLAG Register         R         0x00000000         0x100101001         32           PBFLG         PORT B FLAG Register         R         0x00000000         0x100101000         32           PCPIN         PORT C PI						
PBDIR         PORT B Direction Register         R         0x00000000         0x10010160         32           PBDIRS         PORT B Direction Set Register         W         0x????????         0x10010164         32           PBDIRC         PORT B Direction Clear Register         W         0x????????         0x10010168         32           PBTRG         PORT B Trigger Register         R         0x00000000         0x10010170         32           PBTRGS         PORT B Trigger Clear Register         W         0x????????         0x10010174         32           PBTRGC         PORT B FLAG Register         R         0x00000000         0x10010178         32           PBFLG         PORT B FLAG Clear Register         R         0x00000000         0x10010180         32           PBFLGC         PORT B FLAG Clear Register         R         0x00000000         0x10010114         32           PBFLGC         PORT B FLAG Clear Register         R         0x00000000         0x100101020         32           PBFLG         PORT C PIN Level Register         R         0x00000000         0x10010200         32           PCPIN         PORT C Data Register         R         0x00000000         0x10010220         32           PCDATS         PORT C						
PBDIRS         PORT B Direction Set Register         W         0x????????         0x10010164         32           PBDIRC         PORT B Direction Clear Register         W         0x????????         0x10010168         32           PBTRG         PORT B Trigger Register         R         0x00000000         0x10010170         32           PBTRGS         PORT B Trigger Clear Register         W         0x????????         0x10010174         32           PBTRGC         PORT B Trigger Clear Register         W         0x????????         0x10010174         32           PBFLG         PORT B FLAG Register         R         0x00000000         0x10010180         32           PBFLG         PORT B FLAG Clear Register         W         0x????????         0x10010114         32           GPIO PORT C           GPIO PORT C           GPIN Level Register         R         0x00000000         0x100101020         32           PORT C PIN Level Register         R         0x00000000         0x10010200         32           PORT C PIN Level Register         R         0x00000000         0x10010220         32           PCPIN PORT C Data Register         R         0x00000000         0x10010220						
PBDIRC         PORT B Direction Clear Register         W         0x????????         0x10010168         32           PBTRG         PORT B Trigger Register         R         0x00000000         0x10010170         32           PBTRGS         PORT B Trigger Set Register         W         0x????????         0x10010174         32           PBTRGC         PORT B Trigger Clear Register         W         0x????????         0x10010178         32           PBFLG         PORT B FLAG Register         R         0x00000000         0x10010180         32           PBFLGC         PORT B FLAG Clear Register         W         0x????????         0x10010180         32           PBFLGC         PORT B FLAG Clear Register         W         0x????????         0x10010114         32           GPIO TO		•	-			
PBTRG         PORT B Trigger Register         R         0x00000000         0x10010170         32           PBTRGS         PORT B Trigger Set Register         W         0x????????         0x10010174         32           PBTRGC         PORT B Trigger Clear Register         W         0x????????         0x10010178         32           PBFLG         PORT B FLAG Register         R         0x00000000         0x10010180         32           PBFLGC         PORT B FLAG Clear Register         R         0x00000000         0x10010114         32           GPIO PORT C           EPCIM         PORT C PIN Level Register         R         0x00000000         0x10010200         32           PCDAT         PORT C Data Register         R         0x00000000         0x10010210         32           PCDATS         PORT C Data Set Register         W         0x?????????         0x10010214         32           PCDATS         PORT C Data Clear Register         W         0x?????????         0x10010214         32           PCIM         PORT C Interrupt Mask Register         R         0xFFFFFFFF         0x10010220         32           PCIMS         PORT C PULL Enable Register         W         0x?????????         0x10010224						
PBTRGS         PORT B Trigger Set Register         W         0x????????         0x10010174         32           PBTRGC         PORT B Trigger Clear Register         W         0x????????         0x10010178         32           PBFLG         PORT B FLAG Register         R         0x00000000         0x10010114         32           PBFLGC         PORT B FLAG Clear Register         W         0x????????         0x10010114         32           GPIO PORT C           EPCPIN         PORT C PIN Level Register         R         0x00000000         0x10010200         32           PCDAT         PORT C Data Register         R         0x00000000         0x10010210         32           PCDATS         PORT C Data Set Register         W         0x????????         0x10010214         32           PCDATC         PORT C Data Clear Register         W         0x????????         0x10010214         32           PCDATC         PORT C Data Clear Register         W         0x????????         0x10010214         32           PCIM         PORT C Interrupt Mask Register         R         0xFFFFFFFFF         0x10010220         32           PCIMS         PORT C PULL Enable Register         W         0x?????????         0x10010224 <td></td> <td></td> <td></td> <td>• • • • • • • • • • • • • • • • • • • •</td> <td></td> <td></td>				• • • • • • • • • • • • • • • • • • • •		
PBTRGC         PORT B Trigger Clear Register         W         0x????????         0x10010178         32           PBFLG         PORT B FLAG Register         R         0x00000000         0x10010180         32           PBFLGC         PORT B FLAG Clear Register         W         0x????????         0x10010114         32           GPIO PORT C           PCPIN         PORT C PIN Level Register         R         0x00000000         0x10010200         32           PCDAT         PORT C Data Register         R         0x00000000         0x10010210         32           PCDATS         PORT C Data Set Register         W         0x????????         0x10010214         32           PCDATC         PORT C Data Clear Register         W         0x????????         0x10010214         32           PCDATC         PORT C Data Clear Register         W         0x????????         0x10010214         32           PCDATC         PORT C Data Clear Register         W         0x????????         0x10010214         32           PCIMS         PORT C Interrupt Mask Register         R         0xFFFFFFFFF         0x10010220         32           PCIMS         PORT C Interrupt Mask Set Register         W         0x?????????         0x10010224						_
PBFLG         PORT B FLAG Register         R         0x00000000         0x10010180         32           PBFLGC         PORT B FLAG Clear Register         W         0x????????         0x10010114         32           GPIO PORT C           CPUN PORT C PIN Level Register         R         0x00000000         0x10010200         32           PCDAT         PORT C Data Register         R         0x00000000         0x10010210         32           PCDATS         PORT C Data Set Register         W         0x????????         0x10010214         32           PCDATC         PORT C Data Clear Register         W         0x????????         0x10010214         32           PCDATC         PORT C Data Clear Register         W         0x????????         0x10010214         32           PCDATC         PORT C Data Clear Register         W         0x????????         0x10010214         32           PCIMS         PORT C Interrupt Mask Register         W         0x?????????         0x10010220         32           PCIMS         PORT C Interrupt Mask Clear Register         W         0x?????????         0x10010224         32           PCPE         PORT C PULL Enable Register         R         0x00000000         0x10010230         32						
PBFLGC         PORT B FLAG Clear Register         W         0x????????         0x10010114         32           GPIO PORT C           PCPIN         PORT C PIN Level Register         R         0x00000000         0x10010200         32           PCDAT         PORT C Data Register         R         0x00000000         0x10010210         32           PCDATS         PORT C Data Set Register         W         0x????????         0x10010214         32           PCDATC         PORT C Data Clear Register         W         0x????????         0x10010214         32           PCDATC         PORT C Data Clear Register         W         0x????????         0x10010218         32           PCIMC         PORT C Interrupt Mask Register         R         0xFFFFFFFF         0x10010220         32           PCIMC         PORT C Interrupt Mask Clear Register         W         0x????????         0x10010224         32           PCPE         PORT C PULL Enable Register         R         0x0000000         0x10010230         32           PCPES         PORT C PULL Enable Clear Register         W         0x?????????         0x10010234         32           PCFUN         PORT C Function Register         R         0x00000000         0x10010244         <	PBTRGC	33 3		0x????????	0x10010178	
GPIO PORT C           PCPIN         PORT C PIN Level Register         R         0x00000000         0x10010200         32           PCDAT         PORT C Data Register         R         0x00000000         0x10010210         32           PCDATS         PORT C Data Set Register         W         0x????????         0x10010214         32           PCDATC         PORT C Data Clear Register         W         0x????????         0x10010218         32           PCIM         PORT C Interrupt Mask Register         R         0xFFFFFFFF         0x10010220         32           PCIMS         PORT C Interrupt Mask Set Register         W         0x????????         0x10010224         32           PCIMC         PORT C Interrupt Mask Clear Register         W         0x????????         0x10010224         32           PCPE         PORT C PULL Enable Register         R         0x00000000         0x10010230         32           PCPES         PORT C PULL Enable Clear Register         W         0x?????????         0x10010234         32           PCFUN         PORT C Function Register         R         0x00000000         0x10010234         32           PCFUNS         PORT C Function Set Register         W         0x?????????         0x10010244		-	-		0x10010180	
PCPIN         PORT C PIN Level Register         R         0x00000000         0x10010200         32           PCDAT         PORT C Data Register         R         0x00000000         0x10010210         32           PCDATS         PORT C Data Set Register         W         0x????????         0x10010214         32           PCDATC         PORT C Data Clear Register         W         0x????????         0x10010218         32           PCIM         PORT C Interrupt Mask Register         R         0xFFFFFFFF         0x10010220         32           PCIMS         PORT C Interrupt Mask Set Register         W         0x????????         0x10010224         32           PCIMC         PORT C Interrupt Mask Clear Register         W         0x????????         0x10010224         32           PCIMC         PORT C PULL Enable Register         R         0x00000000         0x10010230         32           PCPE         PORT C PULL Enable Set Register         W         0x????????         0x10010234         32           PCFUN         PORT C Function Register         R         0x00000000         0x10010234         32           PCFUNS         PORT C Function Set Register         W         0x????????         0x10010244         32           PCFUNC	PBFLGC			0x????????	0x10010114	32
PCDAT         PORT C Data Register         R         0x00000000         0x10010210         32           PCDATS         PORT C Data Set Register         W         0x????????         0x10010214         32           PCDATC         PORT C Data Clear Register         W         0x????????         0x10010218         32           PCIM         PORT C Interrupt Mask Register         R         0xFFFFFFFF         0x10010220         32           PCIMS         PORT C Interrupt Mask Set Register         W         0x????????         0x10010224         32           PCIMC         PORT C Interrupt Mask Clear Register         W         0x????????         0x10010224         32           PCIMC         PORT C PULL Enable Register         R         0x00000000         0x10010230         32           PCPE         PORT C PULL Enable Set Register         W         0x????????         0x10010234         32           PCFUN         PORT C Function Register         R         0x00000000         0x10010238         32           PCFUNS         PORT C Function Set Register         W         0x?????????         0x10010244         32           PCFUNC         PORT C Function Clear Register         W         0x?????????         0x10010244         32           PCSE			RTC	1		
PCDATS         PORT C Data Set Register         W         0x????????         0x10010214         32           PCDATC         PORT C Data Clear Register         W         0x????????         0x10010218         32           PCIM         PORT C Interrupt Mask Register         R         0xFFFFFFFF         0x10010220         32           PCIMS         PORT C Interrupt Mask Set Register         W         0x????????         0x10010224         32           PCIMC         PORT C Interrupt Mask Clear Register         W         0x????????         0x10010224         32           PCPE         PORT C PULL Enable Register         R         0x00000000         0x10010230         32           PCPES         PORT C PULL Enable Set Register         W         0x????????         0x10010234         32           PCFUN         PORT C Function Register         R         0x00000000         0x10010238         32           PCFUNS         PORT C Function Set Register         W         0x?????????         0x10010238         32           PCFUNC         PORT C Function Clear Register         W         0x?????????         0x10010244         32           PCFUNC         PORT C Select Register         W         0x?????????         0x10010248         32	PCPIN	PORT C PIN Level Register	R	0x00000000	0x10010200	32
PCDATC         PORT C Data Clear Register         W         0x????????         0x10010218         32           PCIM         PORT C Interrupt Mask Register         R         0xFFFFFFFF         0x10010220         32           PCIMS         PORT C Interrupt Mask Set Register         W         0x????????         0x10010224         32           PCIMC         PORT C Interrupt Mask Clear Register         W         0x????????         0x10010224         32           PCPE         PORT C PULL Enable Register         R         0x00000000         0x10010230         32           PCPES         PORT C PULL Enable Set Register         W         0x????????         0x10010234         32           PCPUN         PORT C PULL Enable Clear Register         W         0x????????         0x10010234         32           PCFUN         PORT C Function Register         R         0x00000000         0x10010234         32           PCFUNS         PORT C Function Set Register         W         0x????????         0x10010244         32           PCFUNC         PORT C Function Clear Register         W         0x?????????         0x10010244         32           PCSEL         PORT C Select Register         R         0x00000000         0x10010250         32	PCDAT	PORT C Data Register	R	0x00000000	0x10010210	32
PCIM         PORT C Interrupt Mask Register         R         0xFFFFFFFF         0x10010220         32           PCIMS         PORT C Interrupt Mask Set Register         W         0x????????         0x10010224         32           PCIMC         PORT C Interrupt Mask Clear Register         W         0x????????         0x10010228         32           PCPE         PORT C PULL Enable Register         R         0x00000000         0x10010230         32           PCPES         PORT C PULL Enable Set Register         W         0x????????         0x10010234         32           PCPED         PORT C PULL Enable Clear Register         W         0x????????         0x10010234         32           PCFUN         PORT C Function Register         R         0x00000000         0x10010238         32           PCFUNS         PORT C Function Set Register         W         0x????????         0x10010240         32           PCFUNC         PORT C Function Clear Register         W         0x????????         0x10010244         32           PCSEL         PORT C Select Register         R         0x00000000         0x10010250         32           PCSELS         PORT C Select Clear Register         W         0x?????????         0x10010254         32	PCDATS	PORT C Data Set Register	W	0x????????	0x10010214	32
PCIMS         PORT C Interrupt Mask Set Register         W         0x????????         0x10010224         32           PCIMC         PORT C Interrupt Mask Clear Register         W         0x????????         0x10010228         32           PCPE         PORT C PULL Enable Register         R         0x00000000         0x10010230         32           PCPES         PORT C PULL Enable Set Register         W         0x????????         0x10010234         32           PCPEC         PORT C PULL Enable Clear Register         W         0x????????         0x10010234         32           PCFUN         PORT C Function Register         R         0x00000000         0x10010238         32           PCFUNS         PORT C Function Set Register         W         0x????????         0x10010240         32           PCFUNC         PORT C Function Clear Register         W         0x????????         0x10010244         32           PCSEL         PORT C Select Register         R         0x00000000         0x10010250         32           PCSELS         PORT C Select Set Register         W         0x?????????         0x10010254         32           PCDIR         PORT C Direction Register         R         0x00000000         0x10010264         32 <td< td=""><td>PCDATC</td><td>PORT C Data Clear Register</td><td>W</td><td>0x????????</td><td>0x10010218</td><td>32</td></td<>	PCDATC	PORT C Data Clear Register	W	0x????????	0x10010218	32
PCIMC         PORT C Interrupt Mask Clear Register         W         0x???????         0x10010228         32           PCPE         PORT C PULL Enable Register         R         0x00000000         0x10010230         32           PCPES         PORT C PULL Enable Set Register         W         0x????????         0x10010234         32           PCPEC         PORT C PULL Enable Clear Register         W         0x????????         0x10010234         32           PCFUN         PORT C Function Register         R         0x00000000         0x10010240         32           PCFUNS         PORT C Function Set Register         W         0x????????         0x10010244         32           PCFUNC         PORT C Function Clear Register         W         0x????????         0x10010244         32           PCSEL         PORT C Select Register         R         0x00000000         0x10010250         32           PCSELS         PORT C Select Set Register         W         0x?????????         0x10010254         32           PCSELC         PORT C Direction Register         R         0x00000000         0x10010258         32           PCDIRS         PORT C Direction Set Register         W         0x?????????         0x10010264         32           PC	PCIM	PORT C Interrupt Mask Register	R	0xFFFFFFF	0x10010220	32
PCPE         PORT C PULL Enable Register         R         0x00000000         0x10010230         32           PCPES         PORT C PULL Enable Set Register         W         0x????????         0x10010234         32           PCPEC         PORT C PULL Enable Clear Register         W         0x????????         0x10010238         32           PCFUN         PORT C Function Register         R         0x00000000         0x10010240         32           PCFUNS         PORT C Function Set Register         W         0x????????         0x10010244         32           PCFUNC         PORT C Function Clear Register         W         0x????????         0x10010244         32           PCSEL         PORT C Select Register         R         0x00000000         0x10010250         32           PCSELS         PORT C Select Set Register         W         0x?????????         0x10010254         32           PCSELC         PORT C Select Clear Register         W         0x?????????         0x10010258         32           PCDIR         PORT C Direction Set Register         W         0x?????????         0x10010264         32           PCDIRC         PORT C Direction Clear Register         W         0x?????????         0x10010268         32           P	PCIMS	PORT C Interrupt Mask Set Register	W	0x????????	0x10010224	32
PCPES         PORT C PULL Enable Set Register         W         0x????????         0x10010234         32           PCPEC         PORT C PULL Enable Clear Register         W         0x????????         0x10010238         32           PCFUN         PORT C Function Register         R         0x00000000         0x10010240         32           PCFUNS         PORT C Function Set Register         W         0x????????         0x10010244         32           PCFUNC         PORT C Function Clear Register         W         0x????????         0x10010244         32           PCSEL         PORT C Select Register         R         0x00000000         0x10010250         32           PCSELS         PORT C Select Set Register         W         0x????????         0x10010254         32           PCSELC         PORT C Select Clear Register         W         0x????????         0x10010254         32           PCDIR         PORT C Direction Register         R         0x00000000         0x10010260         32           PCDIRS         PORT C Direction Clear Register         W         0x?????????         0x10010264         32           PCDIRC         PORT C Direction Clear Register         W         0x?????????         0x10010268         32           P	PCIMC	PORT C Interrupt Mask Clear Register	W	0x????????	0x10010228	32
PCPEC         PORT C PULL Enable Clear Register         W         0x????????         0x10010238         32           PCFUN         PORT C Function Register         R         0x00000000         0x10010240         32           PCFUNS         PORT C Function Set Register         W         0x????????         0x10010244         32           PCFUNC         PORT C Function Clear Register         W         0x????????         0x10010248         32           PCSEL         PORT C Select Register         R         0x00000000         0x10010250         32           PCSELS         PORT C Select Set Register         W         0x????????         0x10010254         32           PCSELC         PORT C Select Clear Register         W         0x????????         0x10010258         32           PCDIR         PORT C Direction Register         R         0x00000000         0x10010260         32           PCDIRS         PORT C Direction Clear Register         W         0x?????????         0x10010264         32           PCDIRC         PORT C Direction Clear Register         W         0x?????????         0x10010268         32           PCTRG         PORT C Trigger Register         R         0x00000000         0x10010270         32	PCPE	PORT C PULL Enable Register	R	0x00000000	0x10010230	32
PCFUN         PORT C Function Register         R         0x00000000         0x10010240         32           PCFUNS         PORT C Function Set Register         W         0x????????         0x10010244         32           PCFUNC         PORT C Function Clear Register         W         0x????????         0x10010248         32           PCSEL         PORT C Select Register         R         0x00000000         0x10010250         32           PCSELS         PORT C Select Set Register         W         0x????????         0x10010254         32           PCSELC         PORT C Select Clear Register         W         0x????????         0x10010258         32           PCDIR         PORT C Direction Register         R         0x00000000         0x10010260         32           PCDIRS         PORT C Direction Set Register         W         0x????????         0x10010264         32           PCDIRC         PORT C Direction Clear Register         W         0x?????????         0x10010268         32           PCTRG         PORT C Trigger Register         R         0x00000000         0x10010270         32	PCPES	PORT C PULL Enable Set Register	W	0x???????	0x10010234	32
PCFUNS         PORT C Function Set Register         W         0x???????         0x10010244         32           PCFUNC         PORT C Function Clear Register         W         0x???????         0x10010248         32           PCSEL         PORT C Select Register         R         0x00000000         0x10010250         32           PCSELS         PORT C Select Set Register         W         0x????????         0x10010254         32           PCSELC         PORT C Select Clear Register         W         0x????????         0x10010258         32           PCDIR         PORT C Direction Register         R         0x00000000         0x10010260         32           PCDIRS         PORT C Direction Set Register         W         0x????????         0x10010264         32           PCDIRC         PORT C Direction Clear Register         W         0x????????         0x10010268         32           PCTRG         PORT C Trigger Register         R         0x00000000         0x10010270         32	PCPEC	PORT C PULL Enable Clear Register	W	0x???????	0x10010238	32
PCFUNC         PORT C Function Clear Register         W         0x????????         0x10010248         32           PCSEL         PORT C Select Register         R         0x00000000         0x10010250         32           PCSELS         PORT C Select Set Register         W         0x????????         0x10010254         32           PCSELC         PORT C Select Clear Register         W         0x????????         0x10010258         32           PCDIR         PORT C Direction Register         R         0x00000000         0x10010260         32           PCDIRS         PORT C Direction Set Register         W         0x????????         0x10010264         32           PCDIRC         PORT C Direction Clear Register         W         0x????????         0x10010268         32           PCTRG         PORT C Trigger Register         R         0x00000000         0x10010270         32	PCFUN	PORT C Function Register	R	0x00000000	0x10010240	32
PCSEL         PORT C Select Register         R         0x00000000         0x10010250         32           PCSELS         PORT C Select Set Register         W         0x????????         0x10010254         32           PCSELC         PORT C Select Clear Register         W         0x????????         0x10010258         32           PCDIR         PORT C Direction Register         R         0x00000000         0x10010260         32           PCDIRS         PORT C Direction Set Register         W         0x????????         0x10010264         32           PCDIRC         PORT C Direction Clear Register         W         0x????????         0x10010268         32           PCTRG         PORT C Trigger Register         R         0x00000000         0x10010270         32	PCFUNS	PORT C Function Set Register	W	0x???????	0x10010244	32
PCSELS         PORT C Select Set Register         W         0x???????         0x10010254         32           PCSELC         PORT C Select Clear Register         W         0x???????         0x10010258         32           PCDIR         PORT C Direction Register         R         0x00000000         0x10010260         32           PCDIRS         PORT C Direction Set Register         W         0x????????         0x10010264         32           PCDIRC         PORT C Direction Clear Register         W         0x????????         0x10010268         32           PCTRG         PORT C Trigger Register         R         0x00000000         0x10010270         32	PCFUNC	PORT C Function Clear Register	W	0x???????	0x10010248	32
PCSELC         PORT C Select Clear Register         W         0x????????         0x10010258         32           PCDIR         PORT C Direction Register         R         0x00000000         0x10010260         32           PCDIRS         PORT C Direction Set Register         W         0x????????         0x10010264         32           PCDIRC         PORT C Direction Clear Register         W         0x????????         0x10010268         32           PCTRG         PORT C Trigger Register         R         0x00000000         0x10010270         32	PCSEL	PORT C Select Register	R	0x00000000	0x10010250	32
PCDIR         PORT C Direction Register         R         0x00000000         0x10010260         32           PCDIRS         PORT C Direction Set Register         W         0x????????         0x10010264         32           PCDIRC         PORT C Direction Clear Register         W         0x????????         0x10010268         32           PCTRG         PORT C Trigger Register         R         0x00000000         0x10010270         32	PCSELS	PORT C Select Set Register	W	0x????????	0x10010254	32
PCDIRS         PORT C Direction Set Register         W         0x????????         0x10010264         32           PCDIRC         PORT C Direction Clear Register         W         0x????????         0x10010268         32           PCTRG         PORT C Trigger Register         R         0x00000000         0x10010270         32	PCSELC	PORT C Select Clear Register	W	0x????????	0x10010258	32
PCDIRC         PORT C Direction Clear Register         W         0x???????         0x10010268         32           PCTRG         PORT C Trigger Register         R         0x00000000         0x10010270         32	PCDIR	PORT C Direction Register	R	0x00000000	0x10010260	32
PCTRG         PORT C Trigger Register         R         0x00000000         0x10010270         32	PCDIRS	PORT C Direction Set Register	W	0x????????	0x10010264	32
55 5	PCDIRC	PORT C Direction Clear Register	W	0x????????	0x10010268	32
PCTRGS PORT C Trigger Set Register W 0x??????? 0x10010274 32	PCTRG	PORT C Trigger Register	R	0x00000000	0x10010270	32
	PCTRGS	PORT C Trigger Set Register	W	0x???????	0x10010274	32



PCTRGC	PORT C Trigger Clear Register	W	0x???????	0x10010278	32
PCFLG	PORT C FLAG Register	R	0x00000000	0x10010280	32
PCFLGC	PORT C FLAG Clear Register	W	0x????????	0x10010214	32
	GPIO PO	RT D			
PDPIN	PORT D PIN Level Register	R	0x00000000	0x10010300	32
PDDAT	PORT D Data Register	R	0x00000000	0x10010310	32
PDDATS	PORT D Data Set Register	W	0x???????	0x10010314	32
PDDATC	PORT D Data Clear Register	W	0x???????	0x10010318	32
PDIM	PORT D Interrupt Mask Register	R	0xFFFFFFF	0x10010320	32
PDIMS	PORT D Interrupt Mask Set Register	W	0x????????	0x10010324	32
PDIMC	PORT D Interrupt Mask Clear Register	W	0x???????	0x10010328	32
PDPE	PORT D PULL Enable Register	R	0x00000000	0x10010330	32
PDPES	PORT D PULL Enable Set Register	W	0x????????	0x10010334	32
PDPEC	PORT D PULL Enable Clear Register	W	0x????????	0x10010338	32
PDFUN	PORT D Function Register	R	0x00000000	0x10010340	32
PDFUNS	PORT D Function Set Register	W	0x???????	0x10010344	32
PDFUNC	PORT D Function Clear Register	W	0x???????	0x10010348	32
PDSEL	PORT D Select Register	R	0x00000000	0x10010350	32
PDSELS	PORT D Select Set Register	W	0x????????	0x10010354	32
PDSELC	PORT D Select Clear Register	W	0x????????	0x10010358	32
P\DDIR	PORT D Direction Register	R	0x00000000	0x10010360	32
PDDIRS	PORT D Direction Set Register	W	0x????????	0x10010364	32
PDDIRC	PORT D Direction Clear Register	W	0x????????	0x10010368	32
PDTRG	PORT D Trigger Register	R	0x00000000	0x10010370	32
PDTRGS	PORT D Trigger Set Register	W	0x???????	0x10010374	32
PDTRGC	PORT D Trigger Clear Register	W	0x????????	0x10010378	32
PDFLG	PORT D FLAG Register	R	0x00000000	0x10010380	32
PDFLGC	PORT D FLAG Clear Register	W	0x???????	0x10010314	32

Note: PX\*\*\*\* in the description of register as follows means PA\*\*\*\*, PB\*\*\*\*, PC\*\*\*\*, PD\*\*\*\*.

# 13.2.1 PORT PIN Level Register (PAPIN, PBPIN, PCPIN, PDPIN)

PAPIN, PBPIN, PCPIN and PDPIN are four 32-bit PORT PIN level registers. They are read-only registers.

	PAI	PIN	, PE	3PI	N, F	PCF	PIN,	PD	PIN	1							<b>0</b> x	100	100	00,	<b>0</b> x	100	101	00,	<b>0</b> x	100	102	200	, <b>0</b> x	100	103	300
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PINL31	0EJNI4	PINL29	PINL28	PINL27	PINL26	PINL25	PINL24	PINL23	PINL22	PINL21	PINL20	<b>BINI</b> 10	PINL18	PINL17	PINL16	PINL15	PINL14	PINL13	PINL12	PINL11	PINL10	607NId	BINL08	<b>DINL07</b>	907NId	907NId	PINL04	PINL03	PINL02	PINL01	PINL00
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0




Bits	Name	Description	R/W					
n	PINL n	Where n = 0 ~ 31 and PINL n = PINL0 ~ PINL31.	R					
		The PORT PIN level can be read by reading PINL n bit in register PXPIN.						

PAPIN bits 31-0 correspond to PA31-0; PBPIN to PB31-0; PCPIN to PC31-0 and PDPIN to PD 31-0.

### 13.2.2 PORT Data Register (PADAT, PBDAT, PCDAT, PDDAT)

PADAT, PBDAT, PCDAT and PDDAT are four 32-bit PORT DATA registers. They are read-only registers.



Bits	Name	Description	R/W
n	DATA n	Where n = 0 ~ 31 and DATA n = DATA0 ~ DATA31.	R
		The register is used as GPIO data register.	
		When GPIO is used as interrupt the register is no used.	

PADAT bits 31-0 correspond to PA31-0; PBDAT to PB31-0; PCDAT to PC31-0 and PDDAT to PD 31-0.

### 13.2.3 PORT Data Set Register (PADATS, PBDATS, PCDATS, PDDATS)

PADATS, PBDATS, PCDATS and PDDATA are four 32-bit PORT DATA set registers. They are write-only registers.

	PADATS, PBDATS, PCDATS, PDDATS														<b>0</b> x	100	100	)14,	<b>0</b> x	100	101	14,	<b>0</b> x	100	102	214	<b>0</b> x	100	103	314		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DATAS31	DATAS30	DATAS29	DATAS28	DATAS27	DATAS26	DATAS25	DATAS24	DATAS23	DATAS22	DATAS21	DATAS20	DATAS19	DATAS18	DATAS17	DATAS16	DATAS15	DATAS14	DATAS13	DATAS12	DATAS11	DATAS10	DATAS09	DATAS08	DATAS07	DATAS06	DATAS05	DATAS04	DATAS03	DATAS02	DATAS01	DATAS00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?



Bits	Name	Description	R/W
n	DATAS n	Writing 1 to DATAS n will set DATA n to 1 in register PXDAT.	W
		Writing 0 to DATAS n will no use.	

PADATS bits 31-0 correspond to PA31-0; PBDATS to PB31-0; PCDATS to PC31-0 and PDDATS to PD 31-0.

# 13.2.4 PORT Data Clear Register (PADATC, PBDATC, PCDATC, PDDATC)

PADATC, PBDATC, PCDATC and PDDATC are four 32-bit PORT DATA clear registers. They are write-only registers.

	PADATC, PBDATC, PCDATC, PDDATC														0x	100	100	18,	0x	100	101	18,	0x	100	102	<b>218</b> ,	0x	100	103	318		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DATAC31	DATAC30	DATAC29	DATAC28	DATAC27	DATAC26	DATAC25	DATAC24	DATAC23	DATAC22	DATAC21	DATAC20	DATAC19	DATAC18	DATAC17	DATAC16	DATAC15	DATAC14	DATAC13	DATAC12	DATAC11	DATAC10	DATAC09	DATAC08	DATAC07	DATAC06	DATAC05	DATAC04	DATAC03	DATAC02	DATAC01	DATAC00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	DATAC n	Writing 1 to DATAC n will set DATA n to 0 in register PXDAT.	W
		Writing 0 to DATAC n will no use.	

PADATC bits 31-0 correspond to PA31-0; PBDATC to PB31-0; PCDATC to PC31-0 and PDDATC to PD 31-0.

### 13.2.5 PORT Mask Register (PAIM, PBIM, PCIM, PDIM)

PAIM, PBIM, PCIM and PDIM are four 32-bit PORT MASK registers. They are read-only registers.

	PAI	IM,	PB	M,	PC	IM,	PD	IM									0x	100	100	20,	0x	100	101	20	<b>0</b> x	100	102	2 <b>20</b> ,	, <b>0</b> x	100	103	20
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MASK31	MASK30	MASK29	MASK28	MASK27	MASK26	MASK25	MASK24	MASK23	MASK22	MASK21	MASK20	MASK19	MASK18	MASK17	MASK16	MASK15	MASK14	MASK13	MASK12	MASK11	MASK10	MASK09	MASK08	MASK07	MASK06	MASK05	MASK04	MASK03	MASK02	MASK01	MASK00
RST	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bits	Name	Description	R/W	
------	------	-------------	-----	--



n	MASK n	Where n = 0 ~ 31 and MASK n = MASK0 ~ MASK31.	R
		MASK n is used for mask the interrupt of GPIO n.	
		0: Enable the pin as an interrupt source.	
		1: Disable the pin as an interrupt source.	

PAIM bits 31-0 correspond to PA31-0; PBIM to PB31-0; PCIM to PC31-0 and PDIM to PD 31-0.

# 13.2.6 PORT Mask Set Register (PAIMS, PBIMS, PCIMS, PDIMS)

PAIMS, PBIMS, PCIMS and PIMS are four 32-bit PORT MASK set registers. They are write-only registers.

	PA	IMS	, PI	вім	S, I	PCI	MS	, PI	OIM	S							0x	100	100	24,	<b>0</b> x	100	101	24,	0x	100	1102	224,	, <b>0</b> x	100	1103	324
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MASKS31	MASKS30	MASKS29	MASKS28	MASKS27	MASKS26	MASKS25	MASKS24	MASKS23	MASKS22	MASKS21	MASKS20	MASKS19	MASKS18	MASKS17	MASKS16	MASKS15	MASKS14	MASKS13	MASKS12	MASKS11	MASKS10	MASKS09	MASKS08	MASKS07	MASKS06	MASKS05	MASKS04	MASKS03	MASKS02	MASKS01	MASKS00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	MASKS n	Writing 1 to MASKS n will set MASK n to 1 in register PXIM.	W
		Writing 0 to MASKS n will no use.	

PAIMS bits 31-0 correspond to PA31-0; PBIMS to PB31-0; PCIMS to PC31-0 and PDIMS to PD 31-0.

# 13.2.7 PORT Mask Clear Register (PAIMC, GBPIMC, PCIMC, PDIMC)

PAIMC, PBIMC, PCIMC and PDIMC are four 32-bit PORT MASK clear registers. They are write-only registers.

	PA	IMS	, PI	BIM	C,	PCI	MC	, PI	DIM	C							0x	100	100	28,	0x	100	101	28,	0x	100	102	228	0x	100	103	328
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MASKC31	MASKC30	MASKC29	MASKC28	MASKC27	MASKC26	MASKC25	MASKC24	MASKC23	MASKC22	MASKC21	MASKC20	MASKC19	MASKC18	MASKC17	MASKC16	MASKC15	MASKC14	MASKC13	MASKC12	MASKC11	MASKC10	MASKC09	MASKC08	MASKC07	MASKC06	MASKC05	MASKC04	MASKC03	MASKC02	MASKC01	MASKC00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?




Bits	Name	Description	R/W
n	MASKC n	Writing 1 to MASKC n will set MASK n to 0 in register PXIM.	W
		Writing 0 to MASKC n will no use.	

PAIMC bits 31-0 correspond to PA31-0; PBIMC to PB31-0; PCIMC to PC31-0 and PDIMC to PD 31-0.

### 13.2.8 PORT PULL Disable Register (PAPE, PBPE, PCPE, PDPE)

PAPE, PBPE, PCPE and PDPE are four 32-bit PORT PULL disable registers. They are read-only registers.



Bits	Name	Description	R/W
n	PULL n	Where n = 0 ~ 31 and PULL n = PULL0 ~ PULL31.	R
		PULL n is used for setting the port to be PULL UP or PULL DOWN	
		enable.	
		1: No pull up or pull down resistor connects to the port.	
		0: An internal pull up or pull down resistor connects to the port. Up or	
		down is pin dependence. Please reference to Table 13-1 ~ Table 13-4 for	
		it.	

PAPE bits 31-0 correspond to PA31-0; PBPE to PB31-0; PCPE to PC31-0 and PDPE to PD 31-0.

### 13.2.9 PORT PULL Set Register (PAPES, PBPES, PCPES, PDPES)

PAPES, PBPES, PCPES and PDPES are four 32-bit PORT PULL set registers. They are write-only registers.

	PA	PES	S, P	BP	ES,	PC	PE	S, I	PDF	PES							0x	100	100	34,	0x	100	101	34,	0x	100	102	234,	0x	100	103	334
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PULLS31	PULLS30	PULLS29	PULLS28	PULLS27	PULLS26	PULLS25	PULLS24	PULLS23	PULLS22	PULLS21	PULLS20	PULLS19	PULLS18	PULLS17	PULLS16	PULLS15	PULLS14	PULLS13	PULLS12	PULLS11	PULLS10	PULLS09	PULLS08	PULLS07	PULLS06	PULLS05	PULLS04	PULLS03	PULLS02	PULLS01	PULLS00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?



Bits	Name	Description	R/W
n	PULLS n	Writing 1 to PULLS n will set PULL n to 1 in register PXPE.	W
		Writing 0 to PULLS n will no use.	

PAPES bits 31-0 correspond to PA31-0; PBPES to PB31-0; PCPES to PC31-0 and PDPES to PD 31-0.

# 13.2.10 PORT PULL Clear Register (PAPEC, PBPEC, PCPEC, PDPEC)

PAPEC, PBPEC, PCPEC and PDPEC are four 32-bit PORT PULL clear registers. They are write-only registers.

	PA	PES	S, P	ВP	EC,	PC	PE	C, I	PDF	PEC	;						0x	100	100	38,	0x	100	101	38,	0x	100	102	238,	, <b>0</b> x	100	103	338
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PULLC31	PULLC30	PULLC29	PULLC28	PULLC27	PULLC26	PULLC25	PULLC24	PULLC23	PULLC22	PULLC21	PULLC20	PULLC19	PULLC18	PULLC17	PULLC16	PULLC15	PULLC14	PULLC13	PULLC12	PULLC11	PULLC10	PULLC09	PULLC08	PULLC07	PULLC06	PULLC05	PULLC04	PULLC03	PULLC02	PULLC01	PULLC00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	PULLC n	Writing 1 to PULLC n will set PULL n to 0 in register PXPE.	W
		Writing 0 to PULLC n will no use.	

PAPEC bits 31-0 correspond to PA31-0; PBPEC to PB31-0; PCPEC to PC31-0 and PDPEC to PD 31-0.

# 13.2.11 PORT Function Register (PAFUN, PBFUN, PCFUN, PDFUN)

PAFUN, PBFUN, PCFUN and PDFUN are four 32-bit PORT function registers. They are read-only registers.

	PAI	FUN	N, P	BF	UN,	PC	FU	Ν, Ι	PDI	=UN	ı						0x	100	100	40,	<b>0</b> x	100	101	<b>40</b> ,	<b>0</b> x	100	102	240	0x	100	103	340
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FUN31	PUN30	FUN29	FUN28	FUN27	FUN26	FUN25	FUN24	FUN23	FUN22	FUN21	FUN20	FUN19	UN1	FUN17	FUN16	FUN15	FUN14	FUN13	FUN12	FUN11	FUN10	FUN09	FUN08	FUN07	FUN06	EUN05	FUN04	FUN03	FUN02	FUN01	FUN00
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Bits	Name	Description	R/W
n	FUN n	Where n = 0 ~ 31 and FUN n = FUN0 ~ FUN31	R
		In most cases, port is shared with one or more peripheral functions. FUN	
		n controls the owner of the port n.	
		0: GPIO or Interrupt	
		1: Alternate Function (Function 0 *1 or Function 1*1)	
		Note: 1. Please reference to Table 13-1 ~ Table 13-4 for the details.	

PAFUN bits 31-0 correspond to PA31-0; PBFUN to PB31-0; PCFUN to PC31-0 and PDFUN to PD 31-0.

# 13.2.12 PORT Function Set Register (PAFUNS, PBFUNS, PCFUNS, PDFUNS)

PAFUNS, PBFUNS, PCFUNS and PDFUNS are four 32-bit PORT function set registers. They are write-only registers.

	PAI	FUN	NS,	РΒ	FUI	NS,	PC	FU	NS,	PE	FU	NS					0x	100	100	44,	0x	100	101	44	0x	100	102	244	, <b>0</b> x	100	103	344
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FUNS31	FUNS30	FUNS29	FUNS28	FUNS27	FUNS26	FUNS25	FUNS24	FUNS23	FUNS22	FUNS21	FUNS20	FUNS19	FUNS18	FUNS17	FUNS16	FUNS15	FUNS14	FUNS13	FUNS12	FUNS11	FUNS10	EUNS09	FUNS08	FUNS07	FUNS06	FUNS05	FUNS04	E0SN03	FUNS02	FUNS01	FUNS00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	FUNS n	Writing 1 to FUNS n will set FUN n to 1 in register PXFUN.	W
		Writing 0 to FUNS n will no use.	

PAFUNS bits 31-0 correspond to PA31-0; PBFUNS to PB31-0; PCFUNS to PC31-0 and PDFUNS to PD 31-0.

### 13.2.13 PORT Function Clear Register (PAFUNC, PBFUNC, PCFUNC, PDFUNC)

PAFUNC, PBFUNC, PCFUNC and PDFUNC are four 32-bit PORT function clear registers. They are write-only registers.

	PA	FUN	۱C,	РΒ	FU	NC,	PC	FU	NC	, PI	DFU	JNC	;				0x	100	100	48,	0x	100	101	48,	0x	100	102	248	0x	100	103	348
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FUNC31	FUNC30	FUNC29	FUNC28	FUNC27	FUNC26	FUNC25	FUNC24	FUNC23	FUNC22	FUNC21	FUNC20	FUNC19	FUNC18	FUNC17	FUNC16	FUNC15	FUNC14	FUNC13	FUNC12	FUNC11	FUNC10	FUNC09	FUNC08	FUNC07	FUNC06	FUNC05	FUNC04	FUNC03	FUNC02	FUNC01	FUNC00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?



Bits	Name	Description	R/W
n	FUNC n	Writing 1 to FUNC n will set FUN n to 0 in register PXFUN.	W
		Writing 0 to FUNC n will no use.	

PAFUNC bits 31-0 correspond to PA31-0; PBFUNC to PB31-0; PCFUNC to PC31-0 and PDFUNC to PD 31-0.

### 13.2.14 PORT Select Register (PASEL, PBSEL, PCFSEL, PDSEL)

PASEL, PBSEL, PCSEL and PDSEL are four 32-bit PORT select registers. They are read-only registers.

	PAS	SEL	., P	BSI	EL,	PC	SE	L, F	DS	EL							0x′	100	100	<b>50</b> ,	0x	100	101	<b>50</b> ,	0x	100	102	250	0x	100	)10:	<b>350</b>
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SEL31	SEL30	SEL29	SEL28	SEL27	SEL26	SEL25	SEL24	SEL23	SEL22	SEL21		1.0	$\overline{}$	1.1	SEL16	SEL15	SEL14	$\nabla$	SEL12	SEL11	SEL10	60TES	SEL08	20TBS	90TBS	SEL05	SEL04	SEL03	SEL02	SEL01	SEL00
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	R/W
n	SEL n	Where n = 0 ~ 31 and SEL n = SEL0 ~ SEL31	R
		SEL n is used for selecting the function of GPIO.	
		When PXFUN = 0:	
		0: GPIO	
		1: Interrupt	
		When PXFUN = 1:	
		0: Alternate Function 0 <sup>*1</sup>	
		1: Alternate Function 1 <sup>*1</sup>	
		Note: 1. Please reference to Table 13-1 ~ Table 13-4 for the details.	

PASEL bits 31-0 correspond to PA31-0; PBSEL to PB31-0; PCSEL to PC31-0 and PDSEL to PD 31-0.

# 13.2.15 PORT Select Set Register (PASELS, PBSELS, PCSELS, PDSELS)

PASELS, PBSELS, PCSELS and PDSELS are four 32-bit PORT select set registers. They are write-only registers.

	PAS	SEL	S,	PB	SEL	₋S,	PC	SEI	<b>_S</b> ,	PF	DSI	ELS	,				0x	100	100	54,	<b>0</b> x	100	101	54,	<b>0</b> x	100	102	254	, <b>0</b> x	100	103	354
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SELS31	SELS30	SELS29	SELS28	SELS27	SELS26	SELS25	SELS24	SELS23		SELS21	E	SELS19	ELS1	ELS1	SELS16	ELS1	SELS14	ELS1	SELS12	SELS11	SELS10	SELS09	SELS08	SELS07	90STES	SELS05	SELS04	SELS03	SELS02	SELS01	SELS00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?



Bits	Name	Description	R/W
n	SELS n	Writing 1 to SELS n will set SEL n to 1 in register PXSEL.	W
		Writing 0 to SELS n will no use.	

PASELS bits 31-0 correspond to PA31-0; PBSELS to PB31-0; PCSELS to PC31-0 and PDSELS to PD 31-0.

# 13.2.16 PORT Select Clear Register (PASELC, PBSELC, PCSELC, PDSELC)

PASELC, PBSELC, PCSELC and PDSELC are four 32-bit PORT select clear registers. They are write-only registers.

	PA	SEL	C,	PB	SEI	₋C,	PC	SE	LC,	PD	SE	LC					0x	100	100	58,	0x	100	101	<b>58</b> ,	0x	100	102	258	0x	100	103	358
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SELC31	SELC30	SELC29	SELC28	SELC27	SELC26	SELC25	SELC24	SELC23	SELC22	SELC21	SELC20	SELC19	SELC18	SELC17	ELC1	SELC15	ELC1	SELC13	SELC12	SELC11	SELC10	600TES	SELC08	20073S	900TES	SELC05	SELC04	SELC03	SELC02	SELC01	SELC00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	SELC n	Writing 1 to SELC n will set SEL n to 0 in register PXSEL.	W
		Writing 0 to SELC n will no use.	

PASELC bits 31-0 correspond to PA31-0; PBSELC to PB31-0; PCSELC to PC31-0 and PDSELC to PD 31-0.

# 13.2.17 PORT Direction Register (PADIR, PBDIR, PCDIR, PDDIR)

PADIR, PBDIR, PCDIR and PDDIR are four 32-bit PORT direction registers. They are read-only registers.

	PA	DIR	, PI	BDI	R, F	CE	DIR,	, PC	DII	₹							0x	100	100	60,	0x	100	101	<b>60</b> ,	0x	100	102	260	0x	100	)103	360
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DIR31	DIR30	DIR29	DIR28	DIR27	DIR26	DIR25	DIR24	DIR23	DIR22	DIR21	DIR20	DIR19	DIR18	DIR17	DIR16	DIR15	DIR14	DIR13	DIR12	DIR11	DIR10	DIR09	DIR08	DIR07	DIR06	DIR05	DIR04	DIR03	DIR02	DIR01	DIR00
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	R/W
n	DIR n	Where n = 0 ~ 31 and DIR n = DIR0 ~ DIR31	R
		DIR n is used for setting the direction of port or setting the trigger	
		direction of interrupt trigger.	



GPIO Direction: (GPIO Function)

0: INPUT

1: OUTPUT

Interrupt Trigger Direction: (Interrupt Function)

PXTRG = 0:

0: Low Level Trigger

1: High Level Trigger

PXTRG =1:

0: Falling Edge Trigger

1: Rising Edge Trigger

PADIR bits 31-0 correspond to PA31-0; PBDIR to PB31-0; PCDIR to PC31-0 and PDDIR to PD 31-0.

### 13.2.18 PORT Direction Set Register (PADIRS, PBDIRS, PCDIRS, PDDIRS)

PADIRS, PBDIRS, PCDIRS and PDDIRS are four 32-bit PORT direction set registers. They are write-only registers.

	PA	DIR	S, F	PBC	)IR	S, F	CD	IRS	S, P	DD	IRS	;					0x	100	100	64,	0x	100	101	64,	0x	100	102	264	, <b>0</b> x	100	103	364
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DIRS31	DIRS30	DIRS29	DIRS28	DIRS27	DIRS26	DIRS25	DIRS24	DIRS23	DIRS22	DIRS21	DIRS20	DIRS19	DIRS18	DIRS17	DIRS16	DIRS15	DIRS14	DIRS13	DIRS12	DIRS11	DIRS10	DIRS09	DIRS08	DIRS07	90SXIO	DIRS05	DIRS04	DIRS03	DIRS02	DIRS01	DIRS00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	DIRS n	Writing 1 to DIRS n will set DIR n to 1 in register PXDIR.	W
		Writing 0 to DIRS n will no use.	

PADIRS bits 31-0 correspond to PA31-0; PBDIRS to PB31-0; PCDIRS to PC31-0 and PDDIRS to PD 31-0.

# 13.2.19 PORT Direction Clear Register (PADIRC, PBDIRC, PCDIRC, PDDIRC)

GPDIRC0, GPDIRC1, GPDIRC2 and GPDIRC3 are four 32-bit PORT direction clear registers. They are write-only registers.

	PA	DIR	S, I	PBC	DIR	C, F	CD	IRO	C, P	DD	IRC	;					<b>0</b> x′	100	100	68,	<b>0</b> x	100	101	<b>68</b> ,	<b>0</b> x	100	102	268	, <b>0</b> x	100	103	368
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DIRC31	DIRC30	DIRC29	DIRC28	DIRC27	DIRC26	DIRC25	DIRC24	DIRC23	DIRC22	DIRC21	DIRC20	DIRC19	DIRC18	DIRC17	DIRC16	DIRC15	DIRC14	DIRC13	DIRC12	DIRC11	DIRC10	DIRC09	DIRC08	DIRC07	DIRC06	DIRC05	DIRC04	DIRC03	DIRC02	DIRC01	DIRC00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?



Bits	Name	Description	R/W
n	DIRC n	Writing 1 to DIRC n will set DIR n to 0 in register PXDIR.	W
		Writing 0 to DIRC n will no use.	

PADIRC bits 31-0 correspond to PA31-0; PBDIRC to PB31-0; PCDIRC to PC31-0 and PDDIRC to PD 31-0.

# 13.2.20 PORT Trigger Register 0, 1, 2 and 3 (PATRG, PBTRG, PCTRG, PDTRG)

PATRG, PBTRG, PCTRG and PDTRG are four 32-bit PORT trigger registers. They are read-only registers.

	PA	TRO	, P	вт	RG,	PC	TR	G, F	TO	RG	i						0x	100	100	70,	0x	100	101	<b>70</b> ,	0x	100	102	270,	0x	100	103	370
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TRIG31	TRIG30	TRIG29	TRIG28	TRIG27	TRIG26	TRIG25	TRIG24	TRIG23	TRIG22	TRIG21	TRIG20	TRIG19	TRIG18	TRIG17	TRIG16	TRIG15	TRIG14	TRIG13	TRIG12	TRIG11	TRIG10	TRIG09	TRIG08	TRIG07	TRIG06	TRIG05	TRIG04	TRIG03	TRIG02	TRIG01	TRIG00
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	R/W
n	TRIG n	Where n = 0 ~ 31 and TRIG n = TRIG00 ~ TRIG31	R
		TRIG n is used for setting the trigger mode for interrupt.	
		When GPIO is used as interrupt function:	
		0: Level Trigger Interrupt.	
		1: Edge Trigger Interrupt.	
		When GPIO is used as alternate function:	
		0: Alternate Function Group 0.	
		1: Alternate Function Group 1.	

PATRG bits 31-0 correspond to PA31-0; PBTRG to PB31-0; PCTRG to PC31-0 and PDTRG to PD 31-0.

# 13.2.21 PORT Trigger Set Register (PATRGS, PBTRGS, PCTRGS, PDTRGS)

PATRGS, PBTRGS, PCTRGS and PDTRGS are four 32-bit PORT trigger set registers. They are write-only registers.

	PA	ΓRO	SS,	PB	TR	GS,	PC	TR	GS	, PC	OTR	GS					0x	100	100	74,	0x	100	101	<b>74</b> ,	0x	100	102	274	0x	100	103	74
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TRIGS31	TRIGS30	TRIGS29	TRIGS28	TRIGS27	TRIGS26	TRIGS25	TRIGS24	TRIGS23	TRIGS22	TRIGS21	TRIGS20	TRIGS19	TRIGS18	TRIGS17	TRIGS16	TRIGS15	TRIGS14	TRIGS13	TRIGS12	TRIGS11	TRIGS10	TRIGS09	TRIGS08	TRIGS07	TRIGS06	TRIGS05	TRIGS04	TRIGS03	TRIGS02	TRIGS01	TRIGS00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits Name Description R/	<b>/W</b>
--------------------------	-----------



r	า	TRIGS n	Writing 1 to TRIGS n will set TRIG n to 1 in register PXTRG.	W
			Writing 0 to TRIGS n will no use.	

PATRGS bits 31-0 correspond to PA31-0; PBTRGS to PB31-0; PCTRGS to PC31-0 and PDTRGS to PD 31-0.

### 13.2.22 PORT Trigger Clear Register (PATRGC, PBTRGC, PCTRGC, PDTRGC)

PATRGC, PBTRGC, PCTRGC and PDTRGC are four 32-bit PORT trigger clear registers. They are write-only registers.

	PA	TRO	SC,	PB	TR	GC,	PC	TR	GC	, PI	OTF	RGC	;				0x	100	100	78,	0x	100	101	<b>78</b> ,	0x	100	102	278	, <b>0</b> x	100	103	378
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TRIGC31	TRIGC30	TRIGC29	TRIGC28	TRIGC27	TRIGC26	TRIGC25	TRIGC24	TRIGC23	TRIGC22	TRIGC21	TRIGC20	TRIGC19	TRIGC18	TRIGC17	TRIGC16	TRIGC15	TRIGC14	TRIGC13	TRIGC12	TRIGC11	TRIGC10	TRIGC09	TRIGC08	TRIGC07	TRIGC06	TRIGC05	TRIGC04	TRIGC03	TRIGC02	TRIGC01	TRIGC00
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	R/W
n	TRIGC n	Writing 1 to TRIGC n will set TRIG n to 0 in register PXTRG.	W
		Writing 0 to TRIGC n will no use.	

PATRGC bits 31-0 correspond to PA31-0; PBTRGC to PB31-0; PCTRGC to PC31-0 and PDTRGC to PD 31-0.

# 13.2.23 PORT FLAG Register (PAFLG, PBFLG, PCFLG, PDFLG)

PAFLG, PBFLG, PCFLG and PDFLG are four 32-bit GPIO FLAG registers. They are read-only registers.

	PAI	FLG	, P	BFI	_G,	PC	FLC	3, P	DF	LG							0x	100	100	80,	0x	100	101	80,	0x	100	102	280	0x	100	0103	380
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FLAG31	FLAG30	FLAG29	FLAG28	FLAG27	FLAG26	FLAG25	FLAG24	FLAG23	FLAG22	FLAG21	FLAG20	FLAG19	FLAG18	FLAG17	FLAG16	FLAG15	FLAG14	FLAG13	FLAG12	FLAG11	FLAG10	FLAG09	FLAG08	FLAG07	FLAG06	FLAG05	FLAG04	FLAG03	FLAG02	FLAG01	FLAG00
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	R/W
n	FLAG n	Where n = 0 ~ 31 and FLAG n = FLAG00 ~ FLAG31	R
		FLAG n is interrupt flag bit for checking the interrupt whether to happen.	



	When GPIO is used as interrupt function and the interrupt happened, the	
	FLAG n in PXFLG will be set to 1.	

PAFLG bits 31-0 correspond to PA31-0; PBFLG to PB31-0; PCFLG to PC31-0 and PDFLG to PD 31-0.

### 13.2.24 PORT FLAG Clear Register (PAFLGC, PBFLGC, PCFLGC, PDFLGC)

PAFLGC, PBFLGC, PCFLGC and PDFLGC are four 32-bit GPIO FLAG Clear registers. They are read-only registers.

	PAI	FLG	SC,	РΒ	FLO	ЭC,	PC	FL	GC,	PE	FL	GC					0x	100	100	)14,	0x	100	101	14,	0x	100	102	214	0x	100	103	114
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FLAGC31	FLAGC30	FLAGC29	FLAGC28	FLAGC27	FLAGC26	FLAGC25	FLAGC24	FLAGC23	FLAGC22	FLAGC21	FLAGC20	FLAGC19	FLAGC18	FLAGC17	FLAGC16	FLAGC15	FLAGC14	FLAGC13	FLAGC12	FLAGC11	FLAGC10	FLAGC09	FLAGC08	FLAGC07	FLAGC06	FLAGC05	FLAGC04	FLAGC03	FLAGC02	FLAGC01	FLAGC00
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	R/W
n	FLAGC n	When GPIO is used as interrupt function and when write 1 to the bit, the	R
		bit FLAG n in PXFLG will be cleared.	

PAFLGC bits 31-0 correspond to PA31-0; PBFLGC to PB31-0; PCFLGC to PC31-0 and PDFLGC to PD 31-0.

# 13.3 Program Guide

### 13.3.1 GPIO Function Guide

- 1. Set PXFUN to choose the function of GPIO / Interrupt by writing 1 to register PXFUNC.
- 2. Set PXSEL to choose the function of GPIO by writing 1 to register PXSELC.
- 3. Set PXDIR to choose the direction of GPIO by writing 1 to register PXDIRS or PXDIRC.
- 4. Others.
  - (1) You can read the PORT PIN level by reading register PXPIN.
- (2) You can use register PXDAT as normal data register. The register can be set by register PXDATS and PXDATC.



(3) You can set PXPE by writing 1 to register PXPES or PXPE to use Internal pull-up/down resistor or not.

#### 13.3.2 Alternate Function Guide

- 1. Set PXFUN to 0 by writing 1 to register PXFUNC. (Ready state)
- 2. Set PXTRG to choose the alternate function group 0 by writing 1 to register PXTRGC. Set PXTRG to choose the alternate function group 1 by writing 1 to register PXTRGS.
- 3. Set PXSEL to choose the alternate function 0 by writing 1 to register PXSELC. Set PXSEL to choose the alternate function 1 by writing 1 to register PXSELS.
- 4. Set PXFUN to choose the function of alternate function by writing 1 to register PXFUNS.

# 13.3.3 Interrupt Function Guide

First you should keep GPIO status.

- 1. Set PXIM by writing 1 to register PXIMS.
- 2. Set PXTRG to choose the interrupt trigger mode by writing 1 to register PXTRGS or PXTRGC.
- Set PXFUN to choose the function of GPIO / Interrupt by writing 1 to register or PXFUNC.
- Set PXSEL to choose the Interrupt function by writing 1 to register PXSELS.
- 5. Set PXDIR to choose the direction of interrupt trigger by writing 1 to register PXDIRS or PXDIRC.
- 6. Set the PXFLGC register to clear the interrupt flag.
- 7. Clear PXIM by writing 1 to register PXIMC to enable the GPIO interrupt.
- 8. Others.

You should check the level interrupt whether to happen as follows:

- a) When the PIN level read from register PXPIN is the same with what you have set in register PXTRG and PXDIR, then the level interrupt happened.
- b) When the PIN level read from register PXPIN is different from what you have set in register PXTRG and PXDIR, then the level interrupt did not happen.

#### 13.3.4 Disable Interrupt Function Guide

- 1. Set PXIM by writing 1 to register PXIMS.
- 2. Set PXTRG to 0 by writing 1 to register PXTRGC.
- 3. Set PXDIR to 0 by writing 1 to register PXDIRC.



- 4. Set PXFUN to 0 by writing 1 to register or PXFUNC.
- 5. Set PXSEL to 0 by writing 1 to register PXSELC.



# 14 LCD Controller

#### 14.1 Overview

The JZ integrated LCD controller has the capabilities to driving the latest industry standard STN and TFT LCD panels. It also supports some special TFT panels used in consuming electronic products. The controller performs the basic memory based frame buffer and palette buffer to LCD panel data transfer through use of a dedicated DMA controller. Temporal dithering (frame rate modulation) is supported for STN LCD panels. And OSD is also supported for LCD controller.

#### Features:

#### (1) Basic Features:

Support CCIR601/656 data format.

Single and Dual panel displays in STN mode.

Single panel displays in TFT mode.

Display size up to 800x600.

Internal palette RAM 256x16 bits.

#### (2) Colors Supports:

Encoded pixel data of 1, 2, 4, 8 or 16 BPP in STN mode.

Support 2, 4, 16 grayscales and up to 4096 colors in STN mode.

Encoded pixel data of 1, 2, 4, 8, 16, 18 or 24 BPP in TFT mode.

Support 65,536(65K), 262,144(260K) and up to 16,777,216 (16M) colors in TFT mode.

#### (3) Panel Supports:

Support single STN panel and dual STN panel with 1, 2, 4, 8 data output pins.

Support 16-bit parallel TFT panel.

Support 18-bit parallel TFT panel.

Support 24-bit serial TFT panel with 8 data output pins.

Support 24-bit parallel TFT panel (22 pin correspond to RED[7:1], GREEN[7:0], BLUE[7:1]).

Support Delta RGB panel.

#### (4) OSD Supports:

Supports one single color background.

Supports two foregrounds, and every size can be set for each foreground.

Supports one transparency for the whole graphic.

Supports one transparency for each pixel in one graphic.

Supports color key and mask color key.



# 14.2 Pin Description

**Table 14-1 LCD Controller Pins Description** 

Name	I/O	Description
Lcd_pclk	Input/Output	Display device pixel clock
Lcd_vsync	Input/Output	Display device vertical synchronize pulse
Lcd_hsync	Input/Output	Display device horizontal synchronize pulse
Lcd_de	Output	Display device is STN: AC BIAS Pin
		Display device is NOT STN: data enable Pin
Lcd_d[17:0]	Output	Display device data pins
lcd_lo6_o[5:0]	Output	Display device data pins use in 24 bit parallel mode.
Lcd_spl*1	Output	Programmable special pin for generating control signals
Lcd_cls*1	Output	Programmable special pin for generating control signals
Lcd_ps*1	Output	Programmable special pin for generating control signals
Lcd_rev*1	Output	Programmable special pin for generating control signals

### Note1:

The mode and timing of special pin Lcd\_spl, Lcd\_cls, Lcd\_ps and Lcd\_rev can be seen in **part 1.7** LCD Controller Pin Mapping.



# 14.3 Block Diagram




Figure 14-1 Block Diagram when use OSD mode






Figure 14-2 Block Diagram of STN mode (not use OSD)




Figure 14-3 Block Diagram of TFT mode (not use OSD)






Figure 14-4 Block Diagram of TV interface



# 14.4 LCD Display Timing




Figure 14-2 Display Parameters

#### Note1:

**VPS === 0** 

VSYNC pulse always start at point (0,0)

#### Note2:

H: Horizontal V: Vertical T: Total

D: Display Area P: Pulse S: Start point E: End point

### In the (H, V) Coordinates:

- 1. The gray rectangle (0, 0) to (HT, VT) is "Virtual Area";
- 2. The blue rectangle (HDS, VDS) to (HDE, VDE) is "Display Area";
- 3. VPS, VPE defines the VSYNC signal timing; (VPS always be zero)
- 4. HPS, HPE defines the HSYNC signal timing;

All timing parameters start with "H" is measured in lcd\_pclk ticks.

All timing parameters start with "V" is measured in lcd\_hsync ticks.

This diagram describes the general LCD panel parameters, these can be set via the registers that describes in next section.



## 14.5 OSD Graphic




Figure 14-3 OSD Graphic

Note1:

Background is one single color and the size is the full screen.

Note2:

The size of foregrounds can be every size smaller than background.

Note3:

The order of the graphic is as follows:

(1) Top layer: Foreground 0(2) Middle layer: Foreground 1(3) Bottom layer: Background


## 14.5.1 Color Key


This function gives user a method to implement irregular display window. User can make foreground 0 and foreground 1 to different shape. The color key has two implements mode that called color key and mask color key.

Color Key mode is mean to mask a chosen color and show others.


Mask Color Key mode is mean to only show a chosen color and mask others.







Color key mode



Mask color key mode



# 14.6 Register Description

**Table 14-2 LCD Controller Registers Description** 

Name	RW	Reset Value	Address	Access Size
LCDCFG	RW	0x00000000	0x13050000	32
LCDCTRL	RW	0x00000000	0x13050030	32
LCDSTATE	RW	0x00000000	0x13050034	32
LCDOSDC	RW	0x0000	0x13050100	16
LCDOSDCTRL	RW	0x0000	0x13050104	16
LCDOSDS	RW	0x0000	0x13050108	16
LCDBGC	RW	0x00000000	0x1305010C	32
LCDKEY0	RW	0x00000000	0x13050110	32
LCDKEY1	RW	0x00000000	0x13050114	32
LCDALPHA	RW	0x00	0x13050118	8
LCDIPUR	RW	0x00000000	0x1305011C	32
LCDRGBC	RW	0x0000	0x13050090	16
LCDVAT	RW	0x00000000	0x1305000C	32
LCDDAH	RW	0x00000000	0x13050010	32
LCDDAV	RW	0x00000000	0x13050014	32
LCDXYP0	RW	0x00000000	0x13050120	32
LCDXYP1	RW	0x00000000	0x13050124	32
LCDSIZE0	RW	0x00000000	0x13050128	32
LCDSIZE1	RW	0x00000000	0x1305012C	32
LCDVSYNC	RW	0x00000000	0x13050004	32
LCDHSYNC	RW	0x00000000	0x13050008	32
LCDPS <sup>*1</sup>	RW	0x00000000	0x13050018	32
LCDCLS*1	RW	0x00000000	0x1305001C	32
LCDSPL*1	RW	0x00000000	0x13050020	32
LCDREV*1	RW	0x00000000	0x13050024	32
LCDIID	R	0x00000000	0x13050038	32
LCDDA0	RW	0x00000000	0x13050040	32
LCDSA0	R	0x00000000	0x13050044	32
LCDFID0	R	0x00000000	0x13050048	32
LCDCMD0	R	0x00000000	0x1305004C	32
LCDOFFS0	R	0x00000000	0x13050060	32
LCDPW0	R	0x00000000	0x13050064	32
LCDCNUM0	R	0x00000000	0x13050068	32
LCDDESSIZE0	R	0x00000000	0x1305006C	32
LCDDA1*2	RW	0x00000000	0x13050050	32
LCDSA1 <sup>*2</sup>	R	0x00000000	0x13050054	32
LCDFID1*2	R	0x00000000	0x13050058	32



LCDCMD1 <sup>*2</sup>	R	0x00000000	0x1305005C	32
LCDOFFS1*2	R	0x00000000	0x13050070	32
LCDPW1 <sup>*2</sup>	R	0x00000000	0x13050074	32
LCDCNUM1*2	R	0x00000000	0x13050078	32
LCDDESSIZE1*2	R	0x00000000	0x1305007C	32
LCDXYP0_PART2	RW	0x00000000	0x130501F0	32
LCDSIZE0_PART2	RW	0x00000000	0x130501F4	32
LCDDA0_PART2	RW	0x00000000	0x130501C0	32
LCDSA0_PART2	R	0x00000000	0x130501C4	32
LCDFID0_PART2	R	0x00000000	0x130501C8	32
LCDCMD0_PART2	R	0x00000000	0x130501CC	32
LCDOFFS0_PART2	R	0x00000000	0x130501E0	32
LCDPW0_PART2	R	0x00000000	0x130501E4	32
LCDCNUM0_PART2*3	R	0x00000000	0x130501E8	32
LCDDESSIZE0_PART2	R	0x00000000	0x130501EC	32

Note: \*1: These registers are only used for SPECIAL TFT panels.

\*2: These registers are only used for Dual Panel STN panels and use DMA channel 1 in OSD mode for TFT panels.

\*3: Not use in these version, set to 0

# 14.6.1 Configure Register (LCDCFG)

	LC	DCI	FG																										<b>0</b> x	130	<b>50</b> 0	100
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CCDPIN			NEWDES	PALBP		RECOVER	DITHER	PSM	CLSM	SPLM	REVM	HSYNM	PCLKM	INVDAT	SYNDIR	PSP	CLSP	SPLP	REVP	HSP	PCP	DEP	VSP	18/16	24	7100	<b>NOT</b>		MO	DE	
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name		Description	RW
31	LCDPIN*1	LCD PIN Select bit. It is	used to choose the function of LCD PINS or	RW
		SLCD PINS. The functio	n of pins is as follows:	
		LCDPIN	PIN SELECT	
		0	LCD PIN	1
		1	SLCD PIN	1
30		KEEP THIS BIT TO 0.		RW



29		KEEP THIS BIT TO 0.	RW
28	NEWDES	indicate use new 8 words descriptor or not,	RW
		0: use old 4 words descriptor;	
		1: use new 8 words descriptor; (add LCDOFFSx, LCDPWx,	
		LCDCUNMx, LCDDESSIZEx)	
		OSD mode use 8 word descriptor	
27	PALBP	Indicate bypass pal in BPP8, and in OSD mode, set this bit to 1 is also	RW
		bypass data format and alpha blending.	
		0: use PAL; 1: not use PAL	
26		KEEP THIS BIT TO 0.	RW
25	RECOVER	Auto recover when output FIFO under run 0: disable, 1: enable;	RW
24	DITHER	Dither function (use when 24bpp data output to a 18/16bit panel)	RW
		0: disable, 1: enable;	
		Dither function use to make the picture misty, when you show a static	
		picture with few color, strongly recommend you not use it.	
		When you use this function both static and dynamic picture, strongly	
		recommend you to set the static picture with 16/18BPP color.	
23	PSM	PS signal mode bit: 1 – disabled, 0 – enabled.	RW
22	CLSM	CLS signal mode bit: 1 – disabled, 0 – enabled.	RW
21	SPLM	SPL signal mode bit: 1 – disabled, 0 – enabled.	RW
20	REVM	REV signal mode bit: 1 – disabled, 0 – enabled.	RW
19	HSYNM	H-Sync signal polarity choice function: 1 – disabled, 0 – enabled.	RW
18	PCLKM	Dot clock signal polarity choice function: 1 – disabled, 0 – enabled.	RW
17	INVDAT	Inverse output data: 0 – normal, 1 – inverse.	RW
16	SYNDIR	V-Sync and H-Sync direction: 0 – output, 1 – input.	RW
15	PSP	PS pin reset state	RW
14	CLSP	CLS pin reset state	RW
13	SPLP	SPL pin reset state	RW
12	REVP	REV pin reset state	RW
11	HSP	H-Sync polarity: 0 – active high, 1 – active low	RW
10	PCP	Pix-clock polarity:	RW
		0 – data translations at rising edge.	
		1 – data translations at falling edge.	
9	DEP	Data Enable polarity: 0 – active high, 1 – active low	RW
8	VSP	V-Sync polarity:	RW
		0 – leading edge is rising edge.	
		1 – leading edge is falling edge.	
7	18/16	18-bit TFT Panel or 16-bit TFT Panel. This bit will be available when	RW
		MODE [3:2] is equal to 0 and 24[6] is equal to 0,	
		0 - 16-bit TFT Panel.	
		1 - 18-bit TFT Panel.	
6	24	Set this bit to 1 for 24-bit TFT Panel	RW
	1	1	



5:4	PDW	STN pins utilization	on	RW
			Signal Panel	
		00	Lcd_d[0]	
		01	Lcd_d[0:1]	
		10	Lcd_d[0:3]	
		11	Lcd_d[0:7]	
			Dual-Monochrome Panel	
		00	Reserved	
		01	Reserved	
		10	Upper panel: lcd_d[3:0], lower panel: lcd_d[11:8]	
		11	Upper panel: lcd_d[7:0], lower panel: lcd_d[15:8]	
3:0	MODE	Display Device M	lode Select/Output mode	RW
			LCD Panel	
		0000	Generic 16-bit/18-bit Parallel TFT Panel	
		0001	Special TFT Panel Mode1	
		0010	Special TFT Panel Mode2	
		0011	Special TFT Panel Mode3	
		0100	Reserved	
		0101	Reserved	
		0110	Reserved	
		0111	Reserved	
		1000	Single-Color STN Panel	
		1001	Single-Monochrome STN Panel	
		1010	Dual-Color STN Panel	
		1011	Dual-Monochrome STN Panel	
		1100	8-bit Serial TFT	
		1101	LCM	
		1110	Reserved	
		1111	Reserved	

Note\*1

LCDPIN	PIN25	PIN24	PIN23	PIN22	PIN21	PIN20	PIN19	PIN18	PIN17-0
0	LCD								
	PCLK	VSYNC	HSYNC	DE	REV	PS	CLS	SPL	D [17:0]
1	SLCD	SLCD	SLCD						SLCD
	CLK	CS	RS						D [17:0]

The direction of PIN25 is set by register LPCDR.LCS in CPM SPEC.

The direction of PIN23 and PIN23 are set by register LCDCFG.SYNDIR



# 14.6.2 Control Register (LCDCTRL)

	LCDCTRL 0x													x13050030																		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PINMD	Reserved	TSA		RGB	OFUP	Jas					PD	D						EOFM	SOFM	OFUM	IFUM0	IFUM1	MOOT	MOD	BEDN	PEDN	SIQ	ENA	E	3PP	
<b>RST</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name			Description	RW				
31	PINMD	This	register set F	Pin distribution in 16-bit parallel mode	RW				
		0: 16	6-bit data corr	respond with LCD_D[15:0]					
		1: 16	6-bit data corr	respond with LCD_D[17:10], LCD_D[8:1]					
30	Reserved				RW				
29:28	BST	Burs	t Length Sele	ection	RW				
				Burst Length					
			00	4 word					
			01	8 word					
			10	16 word					
			11	reserved					
27	RGB	Bpp <sup>2</sup>	16 RGB mode	e: 0 – RGB565, 1 – RGB555.	RW				
		In O	SD mode, this	s bit configure the foreground 0. If use parallel 18 bit,					
		set tl	his bit to 0						
26	OFUP	Outp	out FIFO unde	er run protection: 0 – disable, 1 – enable.	RW				
25:24	FRC	STN	FRC Algorith	nm Selection	RW				
				Grayscale					
			00	16 grayscale					
			01	4 grayscale					
			10	2 grayscale					
			11	Reserved					
23:16	PDD	Load	Palette Dela	y Counter	RW				
15		KEE	P THIS BIT 1	TO 0.					
14		KEE	P THIS BIT 1	TO 0.	R				
13	EOFM	Masl	k end of fram	e interrupt: 0 – INT-disabled, 1 –INT-enabled	RW				
12	SOFM	Masl	k start of fram	ne interrupt: 0 –INT-disabled, 1 –INT-enabled	RW				
11	OFUM	Masl	k out FIFO ur	nder run interrupt: 0 –INT-disabled, 1 –INT-enabled	RW				
10	IFUM0	Masl	k in FIFO 0 ui	nder run interrupt: 0 –INT-disabled, 1 –INT-enabled	RW				
9	IFUM1	Masl	k in FIFO 1 ui	nder run interrupt: 0 –INT-disabled, 1 –INT-enabled	RW				
8	LDDM	Masl	Mask LCD disable done interrupt: 0 –INT-disabled, 1 –INT-enabled F						
7	QDM	Masl	k LCD quick o	disable done interrupt: 0 –INT-disabled, 1	RW				
		-INT	-enabled						



6	BEDN	Endian selection	n: 0 – same as system Endian, 1 – reverse endian	RW
		format		
5	PEDN	Endian in byte:	0 – msb first, 1 – lsb first	RW
4	DIS	Disable controll	er indicate bit: 0 – enable, 1 – in disabling or disabled	RW
3	ENA	Enable controlle	er: 0 – disable, 1 – enable	W
2:0	BPP	Bits Per Pixel		RW
			Bits Per Pixel	
		000	1bpp	
		001	2bpp	
		010	4bpp	
		011	8bpp	
		100	15/16bpp	
		101	18bpp/24bpp	
		110	24bpp compressed	
		111	Reserved	
		In OSD mode, t	hose bits configure the foreground 0.	

# 14.6.3 Status Register (LCDSTATE)


	LCI	OS1	AT	E																									<b>0</b> x	130	<b>50</b> 0	)34
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																									QD	Reserved	EOF	SOF	OUF	IFU0	IFU1	CDD
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
7	QD	LCD Quick disable: 0 – not been quick disabled, 1 – quick disabled done.	RW
6	Reserved	These bits always read 0, and written are ignored.	R
5	EOF	End of Frame indicate bit.	RW
4	SOF	Start of Frame indicate bit.	RW
3	OUF	Out FIFO under run.	RW
2	IFU0	In FIFO 0 under run.	RW
1	IFU1	In FIFO 1 under run.	RW
0	LDD	LCD disable: 0 – not been normal disabled, 1 – been normal disabled	RW

# 14.6.4 OSD Configure Register (LCDOSDC)

LCDOSDC 0x13050100






Bits	Name	Description	RW
15	SOFM1	Start of frame interrupt mask for foreground 1.	RW
14	EOFM1	End of frame interrupt mask for foreground 1.	RW
13:12	Reserved	These bits always read 0, and written are ignored.	R
11	SOFM0	Start of frame interrupt mask for foreground 0.	RW
10	EOFM0	End of frame interrupt mask for foreground 0.	RW
9	ENDM	End of frame interrupt mask for panel.	RW
8	F0DIVMD	1: Divide Foreground 0 into 2 parts.	RW
		0: Foreground 0 only has one part.	
7	F0P1EN	1: Foreground 0 PART1 is enabled.	RW
		0: Foreground 0 PART1 is disabled.	
6	F0P2MD	1: Foreground 0 PART1 PART2 with only one descriptor	RW
5	F0P2EN	1: Foreground 0 PART2 is enabled.	RW
		0: Foreground 0 PART2 is disabled.	
4	F1EN	1: Foreground 1 is enabled.	RW
		0: Foreground 1 is disabled.	
3	F0EN	1: Foreground 0 is enabled.	RW
		0: Foreground 0 is disabled.*When use slcd, F0EN must set 1.	
2	ALPHAEN	1: Alpha blending is enabled.	RW
		0: Alpha blending is disabled.	
1	ALPHAMD	Alpha blending mode.	RW
		0: One transparency for the whole graphic, and the LCDALPHA	
		register is used for transparency.	
		1: One transparency for each pixel in one graphic, and the alpha value	
		is coming from each pixel data.	
0	OSDEN	OSD mod enable	RW
		1: enabled. And you can use F0 F1	
		0: disabled	

## 14.6.5 OSD Control Register (LCDOSDCTRL)

LCDOSDCTRL 0x13050104

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0





Bits	Name		Description	RW
15	IPU	Indicate use IP	U or DMA channel 1 to transport data to FIFO 1. This bit	RW
		is only use in C	SD mode.	
		0: use DMA cha	annel 1.	
		1: use IPU.		
14:5	Reserved	These bits always	ays read 0, and written are ignored.	
4	OSDRGB	Bpp16 RGB mo	ode: 0 – RGB565, 1 – RGB555.	RW
		This bit only us	e in OSD mode to configure foreground 1.	
3	CHANGES	Change configu	ure flag, when software need change the foreground0	RW
		and foreground	1's enable/position/size, it need set this bit to 1.	
		When hardware	e finishes the change, It will clear this bit to 0.	
		DO NOT set th	is bit when you needed change size or position.	
		AND make sure	e the reconfigure value is different to the old one.	
		Only one of the	se (F0EN, F1EN, F0's position, F1's position, F0's size,	
		F1's size, F0P1	EN, F0P2EN, F0 part2's position, F0 part2's size) could	
		be change in o	ne time. Refer to 1.12.6	
2:0	OSDBPP	Bits Per Pixel o	of OSD channel 1(this channel cannot use palette).	RW
			Bits Per Pixel	
		000	Reserved	
		001	Reserved	
		010	Reserved	
		011	Reserved	
		100	15/16bpp	
		101	18bpp/24bpp	
		110	24bpp compressed	
		111	Reserved	
		Those bits only	use in OSD mode to configure display window 1.	

## 14.6.6 OSD State Register (LCDOSDS)

LCDOSDS												0x	130	501	108
Bit	15	14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
	SOF1	EOF1	Reserved	SOF0	EOF0	Reserved	DEND				Reserved				READY



RST 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Bits	Name	Description	RW
15	SOF1	Start of frame flag for foreground 1.	RW
14	EOF1	End of frame flag for foreground 1.	RW
13:12	Reserved	These bits always read 0, and written are ignored.	R
11	SOF0	Start of frame flag for foreground 0.	RW
10	EOF0	End of frame flag for foreground 0.	RW
9	Reserved	These bits always read 0, and written are ignored.	R
8	DEND	Display end flag. mean a whole frame data are send to pannel	RW
7:1	Reserved	These bits always read 0, and written are ignored.	R
0	READY	Ready for accept the change.	R
		When this bit set 1, the software can change the descriptor's	
		LCDDESSIZE0, 1 to change the foreground size.	
		This bit will clear by hardware when the change is finished.	

## 14.6.7 Background Color Register (LCDBGC)

	LC	CDBGC 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16																											<b>0</b> x	130	<b>50</b> 1	<b>0C</b>
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved										R	led	[7:0	)]					Gr	eer	n [7:	0]					В	lue	[7:0	)]		
<b>RST</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:27	Reserved	These bits always read 0, and written are ignored.	R
23:16	Red	Red part or Y part of background.	RW
15:0	Green	Green part or Cb part of background.	RW
7:0	Blue	Blue part or Cr part of background.	RW

## 14.6.8 Foreground Color Key Register 0 (LCDKEY0)



Bits	Name	Description	RW
31	KEYEN	The enable bit of color key for foreground 0.	RW
30	KEYMD	Color key mod: 0: color key;	RW
		1: mask color key.	
29:27	Reserved	These bits always read 0, and written are ignored.	R
23:16	Red	Red part of color key for foreground 0.	RW
15:0	Green	Green part of color key for foreground 0.	RW
7:0	Blue	Blue part of color key for foreground 0.	RW

## 14.6.9 Foreground Color Key Register 1 (LCDKEY1)

	LC	DK	ΈY	1																									0x	130	501	114
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	KEYEN	KEYMD			Doggadaga	ב ב					R	Red	[7:0	)]					Gr	eer	า [7:	0]					В	lue	[7:0	0]		
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31	KEYEN	The enable bit of color key for foreground 1	RW
30	KEYMD	Color key mod: 0: color key;	RW
		1: mask color key.	
29:27	Reserved	These bits always read 0, and written are ignored.	R
23:16	Red	Red part of color key for foreground 1.	RW
15:0	Green	Green part of color key for foreground 1.	RW
7:0	Blue	Blue part of color key for foreground 1.	RW

## 14.6.10 ALPHA Register (LCDALPHA)



Bits	Name	Description	RW
7:0	ALPHA	The alpha value for one graphic with one transparency.	RW




The formula of alpha blending is as follows:


$$NewPixel = \frac{\left[\left(256 - Alpha\right)*\left(Foreground1\_or\_background\right) + Alpha*Froeground0 + 128\right]}{256}$$

Note that foreground 1 must be overlay background

## 14.6.11 IPU Restart (LCDIPUR)



Bits	Name	Description	RW
31	IPUREN	IPU restart function enable 0:disable; 1:enable	RW
30:24	Reserved	These bits always read 0, and written are ignored.	RW
23:0	IPUR	This register is indicating when one frame is end, how long the panel can	RW
		wait for the next frame data from IPU.	
		In common, set this number larger than frame front porch and near to	
		((HT-0) X (VPE-VPS))/3	
		This signal only use when foreground1 work in IPU mode. Trigger IPU	
		transfer the last frame again to avoid output FIFO under run.	



### 14.6.12 RGB Control (LCDRGBC)

LCDRGBC													0x	130	500	090
Bit	1	15	14 1	13 12	2 11	10	9	8	7	6	5	4	3	2	1	0
		RGBDM	DMM		Reserved			YCC	Reserved		OddRGB		Reserved		EvenRGB	






## 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Bits	Name	Description									
15	RGBDM	RGB with dummy data e	enable.	RW							
		Only useful for RGB seri	ial mode. If this bit set to 1, the one pixel								
		include 4 clock periods,	that Red, Green, Blue and Dummy data.								
		Dummy is equal to 0.									
		0: Disable 1: Enable									
14	DMM	RGB dummy mode									
		0: R-G-B-Dummy									
		1: Dummy-R-G-B									
13:9	Reserved	These bits always read	0, and written are ignored.	RW							
8	YCC	Change RGB to YCbCr		RW							
		0: not change; 1: change	e to YUV								
		This bit only use in OSD to TV encoder.	mode. Change RGB data to YCbYCr and sent								
			ata will be translated as 16 bits parallel. And								
			esfer. (YCb or YCr in one pixel). If you not use								
		•	oder, please set this bit to 0.								
			with IPU transfer data to an interlaced TV,								
			s RGB 888, and OSDBPP to 24. or IPU output								
		·	·								
7	Reserved	,	ata as PACKAGE(YCbYCr) and OSDBPP to 16.  nese bits always read 0, and written are ignored.								
6:4	OddRGB		a arrangement, useful for RGB serial mode	RW							
			t you must set 000 when use 16/18parallel								
		mode.									
			RGB mode								
		000 RGI	В								
		001 RB0	G								
		010 GRI	В								
		011 GBI	R								
		100 BR0	G								
		101 BGI	R								
		110 Res	served								
		111 Res	served								
3	Reserved	These bits always read	0, and written are ignored.	RW							
2:0	EvenRGB	Even line serial RGB da	ta arrangement, useful for RGB serial mode	RW							
		only. *Please notice that	t you must set 000 when use 16/18parallel								
		mode.									



	RGB mode	
000	RGB	
001	RBG	
010	GRB	
011	GBR	
100	BRG	
101	BGR	
110	Reserved	
111	Reserved	

## 14.6.13 Virtual Area Setting (LCDVAT)



Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	HT	Horizontal Total size (in dot clock, sum of display area and blank space)	RW
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	VT	Vertical Total size (in line clock, sum of display area and blank space)	RW


## 14.6.14 Display Area Horizontal Start/End Point (LCDDAH)

	LCI	DD	ΑH																										0x	130	<b>50</b> 0	10
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	HDS HDS										Doggana	מפועם							Н	DE												
PST	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ

Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	HDS	Horizontal display area start (in dot clock)	RW
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	HDE	Horizontal display area end (in dot clock)	RW




### 14.6.15 Display Area Vertical Start/End Point (LCDDAV)




Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	VDS	Vertical display area start position (in line clock)	RW
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	VDE	Vertical display area end position (in line clock)	RW

## 14.6.16 Foreground 0 XY Position Register (LCDXYP0)



Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	YPOS	The Y position of top-left part for foreground 0.	RW
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	XPOS	The X position of top-left part for foreground 0.	RW


### 14.6.17 Foreground 0 PART2 XY Position Register (LCDXYP0\_PART2)






Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	YPOS	The Y position of top-left part for foreground 0 PART2.	RW
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	XPOS	The X position of top-left part for foreground 0 PART2.	RW

## 14.6.18 Foreground 1 XY Position Register (LCDXYP1)



Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	YPOS	The Y position of top-left part for foreground 1.	RW
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	XPOS	The X position of top-left part for foreground 1.	RW

### 14.6.19 Foreground 0 Size Register (LCDSIZE0)



Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	Height	The height of foreground 0.	RW
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	Width	The width of foreground 0.	RW

When use TVE interlaced mode, please set the area of F0 and F1 aligned with BST.


#### 14.6.20 Foreground 0 PART2 Size Register (LCDSIZE0\_PART2)



	LC	D	SIZI	<b>EO</b> _	PA	RT:	2																						<b>0</b> x	130	<b>50</b> 1	F4
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14 1	3 1	2	11	10	9	8	7	6	5	4	3	2	1	0
	Height Height									Reserved								Wi	dth													
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	)	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	Height	The height of foreground 0 PART2.	RW
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	Width	The width of foreground 0 PART2.	RW

## 14.6.21 Foreground 1 Size Register (LCDSIZE1)



Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	Height	The height of foreground 1.	RW
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	Width	The width of foreground 1.	RW

## 14.6.22 Vertical Synchronize Register (LCDVSYNC)


	LC	D۷	SY	NC																									0x	130	500	004
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			חשאושאשו							VP	S							Doggood	ואפשפו אפת							VF	PE					
RST	0	0	0	Λ	0	Λ	0	Λ	Λ	Λ	Λ	Λ	0	0	0	Λ	Λ	Λ	0	Λ	0	Λ	0	Λ	0	Λ	Λ	Λ	Λ	Λ	Λ	0

Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	VPS	V-Sync Pulse start position, fixed to 0 (in line clock)	R




15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	VPE	V-Sync Pulse end position (in line clock)	RW

## 14.6.23 Horizontal Synchronize Register (LCDHSYNC)



Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	HPS	H-Sync pulse start position (in dot clock)	RW
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	HPE	H-Sync pulse end position (in dot clock)	RW


## 14.6.24 PS Signal Setting (LCDPS)



Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	PSS	PS signal start position (in dot clock).	RW
		In STN mode, PS signal is ignored. But this register is used to define the	
		AC BIAS signal. AC BIAS signal will toggle very N lines per frame. PSS	
		defines the Toggle position.	
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	PSE	PS signal end position (in dot clock).	RW
		In STN mode, PSE defines N, which described in PSS.	



## 14.6.25 CLS Signal Setting (LCDCLS)



Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	CLSS	CLS signal start position (in dot clock)	RW
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	CLSE	CLS signal end position (in dot clock)	RW


## 14.6.26 SPL Signal Setting (LCDSPL)

	LC	DS	PL																										0x	130	500	020
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SPLS										Doggadad	ואפספו אפת							SP	LE												
<b>RST</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	SPLS	SPL signal start position (in dot clock)	RW
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	SPLE	SPL signal end position (in dot clock)	RW

<sup>\*</sup> In test mode this register use to keep TV encoder module's output data: comp\_luma([25:16]) and chroma([9:0]).

## 14.6.27 REV Signal Setting (LCDREV)






Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	REVS	REV signal start position (in dot clock)	RW
15:0	Reserved	These bits always read 0, and written are ignored.	R

#### 14.6.28 Interrupt ID Register (LCDIID)

LCDIID is a read-only register that contains a copy of the Frame ID register (LCDFID) from the descriptor currently being processed when a start of frame (SOF) or end of frame (EOF) interrupt is generated. LCDIID is written to only when an unmasked interrupt of the above type is signaled and there are no other unmasked interrupts in the LCD controller pending. As such, the register is considered to be sticky and will be overwritten only when the signaled interrupt is cleared by writing the LCD controller status register. For dual-panel displays, LCDIID is written only when both channels have reached a given state.

LCDIID is written with the last channel to reach that state. (i.e. LCDFID of the last channel to reach SOF would be written in LCDIID if SOF interrupts are enabled). Reserved bits must be written with zeros and reads from them must be ignored.



Bits	Name	Description	RW
31:0	IID	A copy of Frame ID register, which transferred from Descriptor.	RW

## 14.6.29 Descriptor Address Register0, 1 (LCDDA0, LCDDA1, LCDDA0\_PART2)

A frame descriptor is a 4-word block, aligned on 4-word (16-byte) boundary, in external memory:

WORD [0] contains the physical address for next LCDDAx

WORD [1] contains the physical address for LCDSAx

WORD [2] contains the value for LCDFIDx

WORD [3] contains the value for LCDCMDx


Software must write the physical address of the first descriptor to LCDDAx before enabling the LCD Controller. Once the LCD Controller is enabled, the first descriptor is read, and all 4 registers are written by the DMAC. The next frame descriptor pointed to by LCDDAx is loaded into the registers



for the associated DMA channel after all data for the current descriptor has been transferred.

**Note:** If only one frame buffer is used in external memory, the LCDDAx field (word [0] of the frame descriptor) must point back to itself. That is to say, the value of LCDDAx is the physical address of itself.


Read/write registers LCDDA0 and LCDDA1, corresponding to DMA channels 0 and 1, contain the physical address of the next descriptor in external memory. The DMAC fetches the descriptor at this location after finishing the current descriptor. On reset, the bits in this register are zero. The target address must be aligned to 16-byte boundary. Bits [3:0] of the address must be zero.



Bits	Name	Description	RW
31:0	DA0, 1,	Next descriptor physical address. And descriptor structure as following:	RW
	DA0_PA		
	RT2	WORD [0]: next descriptor physical address.	
		WORD [1]: the buffer physical address.	
		WORD [2]: the buffer ID value. (Only for debug)	
		WORD [3]: the buffer property. The value is same as LCDCMD.	

#### 14.6.30 Source Address Register0, 1 (LCDSA0, LCDSA1, LCDSA0\_PART2)

Registers LCDSA0 and LCDSA1, corresponding to DMA channels 0 and 1, contain the physical address of frame buffer or palette buffer in external memory. The address must be aligned on a 4, 8, or 16 word boundary according to register LCDCTRL.BST. If this descriptor is for palette data, LCDSA0 points to the memory location of the palette buffer. If this descriptor is for frame data, LCDSAx points to the memory location of the frame buffer. This address is incremented by hardware as the DMAC fetches data from memory. If desired, the Frame ID Register can be used to hold the initial frame source address.






Bits	Name	Description	RW
31:0	SA0,	Buffer start address. (Only for driver debug)	R
	SA1,		
	SA0_PA		
	RT2		

## 14.6.31 Frame ID Register0 (LCDFID0, LCDFID1, LCDFID0\_PART2)

Registers LCDFID0 and LCDFID1, corresponding to DMA channels 0 and 1, contain an ID field that describes the current frame. The particular use of this field is up to the software. This ID register is copied to the LCD Controller Interrupt ID Register when an interrupt occurs.



Bits	Name	Description	RW
31:0	FID0,	Frame ID. (Only for debug)	R
	FID1,		
	FID0_PA		
	RT2		

# 14.6.32 DMA Command Register0, 1, 0\_PART2 (LCDCMD0, LCDCMD1, LCDCMD0\_PART2)

Bits	Name	Description	RW
31	SOFINT	Enable start of frame interrupt.	R
		When SOFINT =1, the DMAC sets the start of frame bit	
		(LCDSTATE.SOF) when starting a new frame. The SOF bit is set after a	
		new descriptor is loaded from memory and before the palette/frame data	
		is fetched. In dual-panel mode, LCDSTATE.SOF is set only when both	
		channels reach the start of frame and both frame descriptors have	



		SOFINT set. SOFINT must not be set for palette descriptors in dual-panel	
		mode, since only one channel is ever used to load the palette descriptor.	
30	EOFINT	Enable end of frame interrupt.	R
		When EOFINT =1, the DMAC sets the end of frame bit (LCDSTATE.EOF)	
		after fetching the last word in the frame buffer. In dual-panel mode,	
		LCDSTATE.EOF is set only when both channels reach the end of frame	
		and both frame descriptors have EOFINT set. EOFINT must not be set for	
		palette descriptors in dual-panel mode, since only one channel is ever	
		used to load the palette descriptor.	
29	CMD	It is used to distinguish command and data in lcm mode. And it is only	R
		loaded via DMA channel 0.	
		1: The data is command.	
		0: The data is data.	
28	PAL	The descriptor contains a palette buffer.	R
		PAL indicates that data being fetched will be loaded into the palette RAM.	
		If PAL =1, the palette RAM data is loaded via DMA channel 0 as follows:	
		In bpp1, 2, 4, 8 mode, software must load the palette at least once after	
		enabling the LCD. In bpp16 mode, PAL must be 0.	
27:24	Reserved	These bits always read 0, and written are ignored.	R
23:0	LEN	The buffer length value (in WORD).	R
		The LEN bit field determines the number of bytes of the buffer size	
		pointed by LCDSAx. LEN = 0 is not valid. DMAC fetch data according to	
		LEN. Each time one or more word(s) been fetched, LEN is decreased	
		automatically. Software can read LEN.	


# 14.6.33 DMA OFFSIZE Register0, 1, 0\_PART2 (LCDOFFS0, LCDOFFS1, LCDOFFS0\_PART2)



Bits	Name	Description	RW
23:0	OFFSIZE0, 1	OFFSIZE value for DMA 0,1. Indicate the offset in word.	R
	OFFSIZE0_P	*please notice that when you need OFFSIZE function, to set this reg	
	ART2	to an un-zero value and also need to set LCDPW0, 1 to indicate how	
		much word in one line of this frame.	



# 14.6.34 DMA Page Width Register0, 1, 0\_PART2 (LCDPW0, LCDPW1, LCDPW0 PART2)



Bits	Name	Description	RW
23:0	PAGEWIDTH0, 1	Page width for DMA 0,1	R
	PAGEWIDTH0_P	* When you set LCDOFFS.OFFSIZE0/1 to 0, you need not care	
	ART2	the PAGEWIDTH0/1	


### 14.6.35 DMA Commend Counter Register0, 1 (LCDCNUM0,1)

When LCDCMD.CMD = 1, 0x13050068, 0x13050078 is use as LCDCNUM0, 1 LCDCNUM0\_PART2 are not used now, set it to 0

Bits	Name	Description					
7:0	CNUM0,1	Commands' number in this frame transfer by DMA (only use in Smart	R				
		LCD mode).					

# 14.6.36 Foreground 0 Size in Descriptor0, 1, 0\_PART2 Register (LCDDESSIZE0, LCDDESSIZE1, LCDDESSIZE0\_PART2)

When LCDCMD.CMD = 0, **0x1305006C**, **0x1305007C** is use as LCDDESSIZE0, 1, to indicator the next frame foreground0, 1's size.





Bits	Name	Description	RW
31:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	Height	The height of foreground 0.	R
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	Width	The width of foreground 0.	R



# 14.7 LCD Controller Pin Mapping

There are several mapping schemes for different LCD panels.

## 14.7.1 TFT and CCIR Pin Mapping

	Generic	Ger	neric	Spe	ecial	Spe	ecial	Spe	cial		
D:n	8-bit	18/1	6-bit	TF	T 1	TF	T 2	TF	Т 3	CCIR656	CCIR601
Pin	Serial	Parallel		18/16-bit		18/16-bit		18/16-bit		8-bit	16-bit
	TFT	Т	FT	Par	allel	Par	allel	Par	allel		
Lcd_pclk/	CLK	CLK		DCL	K	CLK		HCL	K	-	CLK
Slcd_clk											
Lcd_vsync/	VSYNC	VSY	NC	SPS		GSR	RT.	STV		-	VSYNC
Slcd_cs											
Lcd_hsync/	HSYNC	HSY	NC	LP		GPC	K	STH		-	HSYNC
Slcd_rs											
Lcd_de	DE	DE		-		-		-		-	-
Lcd_ps	-	-		Puls	е	Togg	gle	Togg	gle	-	-
Lcd_cls	-	-		Puls	e	Puls	e	Puls	e	-	-
Lcd_rev	-	-		Togg	gle	Togg	gle	Togg	gle	-	-
Lcd_spl	-	-	1	Puls	e	Puls	e	Tog	gle	-	-
Lcd_dat17	-	R5	-	R5	-	R5	-	R5	-	-	-
Lcd_dat16	-	R4	-	R4	-	R4	-	R4	-	-	-
Lcd_dat15	-	R3	R5	R3	R5	R3	R5	R3	R5	-	D15
Lcd_dat14	-	R2	R4	R2	R4	R2	R4	R2	R4	-	D14
Lcd_dat13	-	R1	R3	R1	R3	R1	R3	R1	R3	-	D13
Lcd_dat12	-	R0	R2	R0	R2	R0	R2	R0	R2	-	D12
Lcd_dat11	-	G5	R1	G5	R1	G5	R1	G5	R1	-	D11
Lcd_dat10	-	G4	G5	G4	G5	G4	G5	G4	G5	-	D10
Lcd_dat9	-	G3	G4	G3	G4	G3	G4	G3	G4	-	D9
Lcd_dat8	-	G2	G3	G2	G3	G2	G3	G2	G3	-	D8
Lcd_dat7	R7/G7/B7	G1	G2	G1	G2	G1	G2	G1	G2	D7	D7
Lcd_dat6	R6/G6/B6	G0	G1	G0	G1	G0	G1	G0	G1	D6	D6
Lcd_dat5	R5/G5/B5	B5	G0	B5	G0	B5	G0	B5	G0	D5	D5
Lcd_dat4	R4/G4/B4	B4	B5	B4	B5	B4	B5	B4	B5	D4	D4
Lcd_dat3	R3/G3/B3	В3	B4	В3	B4	В3	B4	В3	B4	D3	D3
Lcd_dat2	R2/G2/B2	B2	В3	B2	В3	B2	В3	B2	В3	D2	D2
Lcd_dat1	R1/G1/B1	B1	B2	B1	B2	B1	B2	B1	B2	D1	D1
Lcd_dat0	R0/G0/B0	В0	B1	В0	B1	В0	B1	В0	B1	D0	D0



## TFT 24 bit parallel mode

Pin	16 bit Parallel mode2	24 bit Parallel	
Lcd_pclk/	CLK	CLK	
Slcd_clk			
Lcd_vsync/SI	VSYNC	VSYNC	
cd_cs			
Lcd_hsync/SI	HSYNC	HSYNC	
cd_rs			
Lcd_de	DE	DE	
Lcd_ps	-	-	
Lcd_cls	-	-	
Lcd_rev	-	-	
Lcd_spl	-	-	
Lcd_dat17	R7	R7	
Lcd_dat16	R6	R6	
Lcd_dat15	R5	R5	
Lcd_dat14	R4	R4	
Lcd_dat13	R3	R3	
Lcd_dat12	G7	R2	
Lcd_dat11	G6	G7	
Lcd_dat10	G5	G6	
Lcd_dat9	0 (NC for panel)	G5	
Lcd_dat8	G4	G4	
Lcd_dat7	G3	G3	
Lcd_dat6	G2	G2	
Lcd_dat5	B7	B7	
Lcd_dat4	B6	B6	
Lcd_dat3	B5	B5	
Lcd_dat2	B4	B4	
Lcd_dat1	B3	B3	
Lcd_dat0	0 (NC for panel)	B2	
Lcd_lo6_o[5]	0	R1	
Lcd_lo6_o[4]	0	R0	
Lcd_lo6_o[3]	0	G1	
Lcd_lo6_o[2]	0	G0	
Lcd_lo6_o[1]	0	B1	
Lcd_lo6_o[0]	0	В0	



# 14.7.2 Single Panel STN Pin Mapping

Pin	Color STN	Mono STN					
	PDW=3	PDW=0	PDW=1	PDW=2	PDW=3		
Lcd_pclk	CLK	CLK	CLK	CLK	CLK		
Lcd_vsync	VSYNC	VSYNC	VSYNC	VSYNC	VSYNC		
Lcd_hsync	HSYNC	HSYNC	HSYNC	HSYNC	HSYNC		
Lcd_de	BIAS	BIAS	BIAS	BIAS	BIAS		
Lcd_ps	-	-	-	-	-		
Lcd_cls	-	-	-	-	-		
Lcd_rev	-	-	-	-	-		
Lcd_spl	-	-	-	-	-		
Lcd_dat17	-	-	-	-	-		
Lcd_dat16	-	-	-	-	-		
Lcd_dat15	-	-	-	-	-		
Lcd_dat14	-	-	-	-	-		
Lcd_dat13	-	-	-	-	-		
Lcd_dat12	-	-	-	-	-		
Lcd_dat11	-	-	-	-	-		
Lcd_dat10	-	-	-	-	-		
Lcd_dat9	-	-	-	-	-		
Lcd_dat8	-	-	-	-	-		
Lcd_dat7	D7	-	-	-	D7		
Lcd_dat6	D6	-	-	-	D6		
Lcd_dat5	D5	-	-	-	D5		
Lcd_dat4	D4	-	-	-	D4		
Lcd_dat3	D3	-	-	D3	D3		
Lcd_dat2	D2	-	-	D2	D2		
Lcd_dat1	D1	-	D1	D1	D1		
Lcd_dat0	D0	D0	D0	D0	D0		



# 14.7.3 Dual Panel STN Pin Mapping

Pin	Color STN	Mono STN					
	PDW=3	PDW=0	PDW=1	PDW=2	PDW=3		
Lcd_pclk	CLK	-	-	CLK	CLK		
Lcd_vsync	VSYNC	-	-	VSYNC	VSYNC		
Lcd_hsync	HSYNC	-	-	HSYNC	HSYNC		
Lcd_de	BIAS	-	-	BIAS	BIAS		
Lcd_ps	-	-	-	-	-		
Lcd_cls	-	-	-	-	-		
Lcd_rev	-	-	-	-	-		
Lcd_spl	-	-	-	-	-		
Lcd_dat17	-	-	-	-	-		
Lcd_dat16	-	-	-	-	-		
Lcd_dat15	UD7	-	-	-	UD7		
Lcd_dat14	UD6	-	-	-	UD6		
Lcd_dat13	UD5	-	-	-	UD5		
Lcd_dat12	UD4	-	-	-	UD4		
Lcd_dat11	UD3	-	-	UD3	UD3		
Lcd_dat10	UD2	-	-	UD2	UD2		
Lcd_dat9	UD1	-	-	UD1	UD1		
Lcd_dat8	UD0	-	-	UD0	UD0		
Lcd_dat7	LD7	-	-	-	LD7		
Lcd_dat6	LD6	-	-	-	LD6		
Lcd_dat5	LD5	-	-	-	LD5		
Lcd_dat4	LD4	-	-	-	LD4		
Lcd_dat3	LD3	-	-	LD3	LD3		
Lcd_dat2	LD2	-	-	LD2	LD2		
Lcd_dat1	LD1	-	-	LD1	LD1		
Lcd_dat0	LD0	-	-	LD0	LD0		



## 14.8 Display Timing

## 14.8.1 General 16-bit and 18-bit TFT Timing

This section shows the general 16-bit and 18-bit TFT LCD timing diagram, the polarity of signal "Vsync", "Hsync", and "PCLK" can be programmed correspond to the LCD panel specification.




Figure 14-2 General 16-bit and 18-bit TFT LCD Timing



## 14.8.2 8-bit Serial TFT Timing

This section shows the 8-bit serial TFT LCD timing diagram, the polarity of signal "Vsync", "Hsync", and "PCLK" can be programmed correspond to the LCD panel specification.




Figure 14-3 8-bit serial TFT LCD Timing (24bpp)



#### 14.8.3 Special TFT Timing

Based on the general TFT LCD support, this controller also provides 4 special signals that can be programmed to general some special timing used for some panel. All 4 signals are worked in two modes: pulse mode and toggle mode. Signal "CLS" is fixed in pulse mode, and "REV" in toggle mode. The work mode of signals "SPL" and "PS" are defined in the special TFT LCD mode 1 to mode 3, either pulse mode or toggle mode. The position and polarity of these 4 signals can be programmed via registers. The Figures show the two modes as follows: (The toggle mode of signal "SPL" is different with the others signal. "SPL" does toggle after display line.)




Figure 14-4 Special TFT LCD Timing 1




Figure 14-5 Special TFT LCD Timing 2

These two Figures show the timing of pulse mode and toggle mode, the pulse mode timing is same



and the toggle mode timing is different. Timing 1 shows the condition when the total lines in 1 frame is odd (the number of display is even and the number of blank is odd), so the phase of REV inverse at the first line of each frame and the phase of SPL dose not inverse at the first line of each frame. Timing 2 shows the condition when the total lines in 1 frame is even (the number of display is even and the number of blank is even), so the phase of REV and SPL dose not inverse at the first line of each frame.

When LCDC is enabled ,there will be a null line to be add before transferring data to LCD panel. So the toggle mode exept SPL signal of special 3 TFT mode is when reset level is high,the first valid edge will be rising edge. SPL signal of special 3 TFT mode is when reset level is high,the first valid edge will be falling edge.

## 14.8.4 Delta RGB panel timing

This section shows the Delta RGB timing diagram, the polarity of signal "Vsync", "Hsync", and "PCLK" can be programmed. And the odd/even line RGB order also can be programmed correspond to the LCD panel specification.





Figure 14-6 Delta RGB timing



## 14.8.5 RGB Dummy mode timing

This section shows the RGB Dummy diagram, the polarity of signal "Vsync", "Hsync", and "PCLK" can be programmed.



\*Dummy = 0

Figure 14-7 RGB Dummy timing



#### 14.9 Format of Palette

This LCD controller contains a palette RAM with 256-entry x 16-bit used only for BPP8, BPP4, BPP2 and BPP1. Palette RAM data is loaded directly from the external memory palette buffer by DMAC channel 0. Each word of palette buffer contains 2 palette entries.

- In 8-bpp modes, palette buffer size is128 words.
- In 4-bpp modes, palette buffer size is 8 words.
- In 2-bpp modes, palette buffer size is 2 words.
- In 1-bpp modes, palette buffer size is 1 word.
- In 16/18/24-bpp modes, has no palette buffer.

Palette buffer base address	Bit: 31 16	Bit: 15 0
Palette entry	Entry-1 bit: 15 0	Entry-0 bit: 15 0
Palette buffer base address + 4	Bit: 31 16	Bit: 15 0
Palette entry	Entry-3 bit: 15 0	Entry-2 bit: 15 0
Palette buffer base address + 8	Bit: 31 16	Bit: 15 0
Palette entry	Entry-5 bit: 15 0	Entry-4 bit: 15 0

#### 14.9.1 STN


For STN Panel, 16-bpp pixel data is encoded with RGB 565 or RGB 555.

Please refer to register LCDCTRL.RGB.

BPP 16, RGB 565, pixel encoding for STN Panel

						-	8	-	-	-	-	-	_	_	-
R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	В3	B2	B1	B0

BPP 16, RGB 555, pixel encoding for STN Panel



#### 14.9.2 TFT

BPP 16, RGB 565, pixel encoding for TFT Panel

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	В3	B2	B1	В0

Note: For BPP 16, 18, 24, palette is bypass.



## 14.10 Format of Frame Buffer

# 14.10.1 16bpp

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	В3	B2	B1	B0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

# 14.10.2 18bpp

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	R5	R4	R3	R2	R1	R0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

## 14.10.3 24bpp

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	R7	R6	R5	R4	R3	R2	R1	R0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

# 14.10.4 16bpp with alpha

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A7	A6	A5	A4	А3	A2	A1	A0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

## 14.10.5 18bpp with alpha

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A7	A6	A5	A4	A3	A2	A1	A0	R5	R4	R3	R2	R1	R0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



## 14.10.6 24bpp with alpha

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A7	A6	A5	A4	А3	A2	A1	A0	R7	R6	R5	R4	R3	R2	R1	R0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

14.10	0.7 24	lbpp c	ompr	essec	i										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			BLUE	1 [7:0	]						RED (	7:0]			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			GREE	N 0 [7:	0]						BLUE	0 [7:0]			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			GLEE	N 2 [7:0	0]						BLUE	2 [7:0]			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RED	1 [7:0]						(	GLEEN	1 [7:0	]		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			RED	3 [7:0]						(	GLEEN	3 [7:0	]		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

RED2 [7:0]

## 14.11 Format of Data Pin Utilization

BLUE3 [7:0]

## 14.11.1 Mono STN

In Mono STN mode, data pin pixel ordering of one LCD screen row. Column 0 is the first pixel of a screen row.

			Upper	panel				
Panel data width	Col0	Col1	Col2	Col3	Col4	Col5	Col6	Col7
1 bit	D0	D0	D0	D0	D0	D0	D0	D0
2 bit	D1	D0	D1	D0	D1	D0	D1	D0
4 bit	D3	D2	D1	D0	D3	D2	D1	D0
8 bit	D7	D6	D5	D4	D3	D2	D1	D0
		Lower	panel (du	al-panel	mode)			
4 bit	D11	D10	D9	D8	D11	D10	D9	D8
8 bit	D15	D14	D13	D12	D11	D10	D9	D8



### 14.11.2 Color STN

In Color STN mode, data pin pixel ordering of one LCD screen row. Column 0 is the first pixel of a screen row.

			Uppe	r panel			
Col0 (R)	Col0 (G)	Col0 (B)	Col1 (R)	Col1 (G)	Col1 (B)	Col2 (R)	Col2 (G)
D7	D6	D5	D4	D3	D2	D1	D0
		Lo	wer panel (d	lual-panel mo	de)		
D15	D14	D13	D12	D11	D10	D9	D8

#### 14.11.3 18-bit Parallel TFT

	Col0 (RGB)																
D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

#### 14.11.4 16-bit Parallel TFT

	Col0 (RGB)														
D1:	5 D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

### 14.11.5 8-bit Serial TFT (24bpp)

Col0 (R)											
D7	D6	D5	D4	D3	D2	D1	D0				
Col0 (G)											
D7	D6	D5	D4	D3	D2	D1	D0				
Col0 (B)											
D7	D6	D5	D4	D3	D2	D1	D0				

### 14.12 LCD Controller Operation

#### 14.12.1 Set LCD Controller Device Clock and Pixel Clock

The LCD Controller has 2 clock input: device clock and pixel clock. The both clocks are generated by CPM (Clock and Power Manager). The frequency of the 2 clocks can be set by CPM registers. CPM registers CPCCR.LDIV and CPCCR.PCS set LCD device clock division ratio, and LPCDR set LCD pixel clock division ratio. Please refer to CPM spec for detail.

LCD device clock is the LCD controller's internal clock while LCD pixel clock is output to drive LCD



panel. There have 2 rules for LCD clocks:

- (1) For TFT Panel, the frequency of LCD device clock must be at least 1.5 times of LCD pixel clock.
- (2) For STN Panel, the frequency of LCD device clock must be at least 3 times of LCD pixel clock.

LCD panel determines the frequency of LCD pixel clock.

## 14.12.2 Enabling the Controller

If the LCD controller is being enabled for the first time after system reset or sleep reset, all of the LCD registers must be programmed as follows:

- (1) Write the frame descriptors and, if needed, the palette descriptor to memory.
- (2) Program the entire LCD configuration registers except the Frame Descriptor Address Registers (LCDDAx) and the LCD Controller enable bit (LCDCTRL.ENA).
- (3) Program LCDDAx with the memory address of the palette/frame descriptor.
- (4) Enable the LCD controller by writing to LCDCTRL.ENA.

If the LCD controller is being re-enabled, there has not been a reset since the last programming; only the registers LCDDAx and LCDCTRL.ENA need to be reprogrammed. The LCD Controller Status Register (LCDSTATE) must also be written to clear any old status flags before re-enabling the LCD controller.

Once the LCD controller has been enabled, do not write new values to LCD registers except LCDCTRL.ENA or DIS or LCDDA0/1 or LCDOSDC.F0/1EN.

### 14.12.3 Disabling the Controller

The LCD controller can be disabled in two ways: regular and guick.

## (1) Regular disabling:

Regular disabling is accomplished by setting the disable bit, LCDCTRL.DIS. The other bits in LCDCTRL must not be changed — read the register, set the DIS bit, and rewrite the register. This method causes the LCD controller to stop cleanly at the end of a frame. The LCD Disable Done bit, LCDSTATE.LDD, is set when the LCD controller finishes displaying the last frame, and the enable bit, LCDCTRL.ENA, is cleared automatically by hardware.

LCDCTRL.DIS must be set zero when enabling the controller.

(2) Quick disabling:



Quick disabling is accomplished by clearing the enable bit, LCDCTRL.ENA. The LCD controller will finish any current DMA transfer, stop driving the panel, setting the LCD Quick Disable bit (LCDSTATE.QD) and shut down immediately. This method is intended for situations such as a battery fault, where system bus traffic has to be minimized immediately so the processor can have enough time to store critical data to memory before the loss of power. The LCD controller must not be re-enabled until the QD bit is set, indicating that the quick shutdown is complete. Do not set the DIS bit when a quick disabling command has been issued.

**Note:** It is strongly recommended that software set the "LCD Module Stop Bit" in PMC to shut down LCDC clock supply to save power consumption after disable LCDC. Please refer to PMC for detailed information.

#### 14.12.4 Resetting the Controller

At reset, the LCD Controller is disabled. All LCD Controller Registers are reset to the conditions shown in the register descriptions.

### 14.12.5 Frame Buffer & Palette Buffer

The starting address of frame buffer stored in external memory must be aligned to 4, 8 or 16 words boundary according to register LCDCTRL.BST. The length of buffer must be multiple of word (32-bit).

If LCDCTRL .BST = 0, align frame and palette buffer to 16 word boundary

If LCDCTRL .BST = 1, align frame and palette buffer to 8 word boundary

If LCDCTRL .BST = 2, align frame and palette buffer to 4 word boundary

One frame buffer contains encoded pixel data of multiple of screen lines; each line of encoded pixel data must be aligned to word boundary. If the length of a line is not the multiple of word, extra bits must be applied to reach a word boundary. It is suggested that the extra bits to be set zero.

#### 14.12.6 CCIR601/CCIR656

CCIR601: just as 16bit-parallel output.

CCIR656: need external encoder, or software designer need give digital blanking data and timing reference signal in data buffer.

### 14.12.7 OSD Operation

#### 1.Normal process:

- a. Configuration
  - \* LCDCFG and LCDCTRL
  - \* LCDOSDC and LCDOSDCTRL



#### \* LCDRGBC and LCDIPUR

- b. Set Color
  - \* LCDBGC, LCDKEY0, LCDKEY1, LCDALHPA
- c. Set Display
  - \* LCDVAT, LCDDAH, LCDDAV
  - \* LCDXYP0, LCDXYP1, LCDSIZE0, LCDSIZE1
  - \* LCDVSYNC, LCDHSYNC
- d. Set DMAC
  - \* LCDIID
  - \* LCDDA0, LCDSA0, LCDFID0, LCDCMD0, LCDOFFS0, LCDPW0, LCDCNUM0, LCDDESSIZE0
  - \* LCDDA1, LCDSA1, LCDFID1, LCDCMD1, LCDOFFS1, LCDPW1, LCDCNUM1, LCDDESSIZE1
- e. Enable LCDC
- f. Check the state from register LCDSTATE and LCDOSDS
- 1. Reconfigure OSD

Method2:

If foreground0 and foreground1 (enable, position, size)need to reconfigure during display process, there has two methods.

Method1:(recommend in TFT and SLCD):

Reconfigure the relate Register after disable LCDC.

In TFT mode, use normal disable to avoid lcd panel flicker.

In SLCD mode, use quick disable (smart LCD could keep the frame by its inner buffer).

After disable LCDC, you can reconfigure any register/descriptor, but please make sure this process is quick enough in TFT mode (less than the interval between two frame).

## Dynamic reconfigure the register:

- 1. When use TFT panel. During the display process, you can re-configure the LCDOSDC.F0EN, LCDCOSDC.F1EN; (You can not change them when use SLCD or TVE) but the new configuration will recognized by LCDC module after finished a complete frame.
  - a. Set LCDOSDCTRL.CHANGE = 1
  - b. Wait LCDOSDS.READY=1
  - c. Reconfigure F0/1EN
  - d. Wait CHANGE = 0

If you need to re-configure LCDOSDCTRL.IPU to select IPU or DMA channel 1, you need to follow the process below:

- a. Quick or Normal disable LCDC(SLCD only can use Quick disable)
- b. Configure the LCDOSDCTRL to set IPUEN, and then enable LCD.

To change IPU to DMA1 you can:



- a. Quick or Normal disable LCDC(SLCD only can use Quick disable)
- b. Configure the LCDOSDCTRL to set IPUEN = 0, and then enable LCD.
- 2.During the display process, while foreground 1 use IPU, to change size of foreground 1 you need follow the step shown bellow.
  - a. Quick or Normal disable LCDC (SLCD only can use Quick disable).
  - b. Configure the IPU, and LCDSIZE1.
  - c. Run IPU and enable LCDC.
- 3. You **CAN NOT** change BPP or OSDBPP during the display process. if you want to change them first you should disable LCDC, change the BPP or OSDBPP and then enable LCDC.

If you need not use Foreground0 during the whole display process. set BPP to 5.

4. You can change LCDSIZE0/1, during display process without disable LCD controller.

#### method 1:

- a. Disable LCDCOSDC.F0/1EN
- b. Re-configure LCDSIZE0/1 (and the relate DMA0/1 descriptor) then set LCDOSDCTRL.CHANGE = 1
- c. Wait until CHANGE = 0 and then set LCDOSDC.F0/1EN = 1

#### method 2:

- a. Set LCDOSDCTRL.CHANGE = 1
- b. Wait until LCDOSDS. READY = 1
- c. Change relate DMA0/1 channel descriptor
- d. Wait until LCDOSDCTRL.CHANGE = 0

5. You can change LCDXY0/1 during display process without disable LCD controller

#### Method 1:

- a. Disable LCDOSDC.F0/1EN
- b. Change LCDXYPOS0/1 and then set LCDOSDCTRL.CHANGE = 1
- c. Wait until LCDOSDCTRL.CHANGE = 0

#### Method 2:

- a. Change LCDXYPOS0/1
- b. Set LCDOSDCTRL.CHANGE = 1
- c. Wait until LCDOSDCTRL.CHANGE = 0

\*Please notice that if you do not change foreground 0/1's size and position, keep

LCDOSDCTRL.CHANGE = 0. And you can only change one of them in one time.

6. How to "close/open" foreground 0 and foreground 1?

<sup>\*</sup>Please notice that in TVE (not include VGA)and SLCD only use method 2

<sup>\*</sup>Please notice that in TVE (not include VGA) and SLCD only use method 2



#### Method 1:

Direct change LCDOSDC.F0/1EN, but you must follow the rule above.

#### Method 2:

Change foreground0/1 size to 0 Without change LCDOSDC.F0/1EN

Method 3: (recommend)

Normal disable LCDC, and change LCDOSDC.F0/1EN. Use normal disable need to wait LCDSTATE.LDD, and set relate register soon, to make sure the LCD panel are not flicker.


\*Please notice that in TVE (not include VGA) and SLCD only use method 2,3. And strongly suggest that DO NOT close both foreground0 and 1 or set both foreground0 and 1 's size to 0.

#### 14.12.8 Descriptor Operation

#### 1. TFT panel

Not use palette: you can use only one descriptor or several connected descriptor. As which shown below.





Use palette: add one PAL descriptor at the beginning of descriptor chain.



When you need to change palette during the display you need follow the steps shown below.




\*Please notice that you **cannot** disable foreground 0 during the whole process. and also You can not change PAL when Foreground 0's area == 0 or not enable LCDOSDC.F0EN





# 2. SLCD

Not use palette.




Use palette.







Change palette.



You can not change PAL when Foreground 0's area == 0. Or not enable LCDOSDC.F0EN and during you change PAL, you can not change F0 or F1's size

### 14.12.9 IPU direct connect mode

When you use IPU direct connect mode, you need to:

- Open IPU early than LCDC
- 2. Use normal disable in TFT mode, and use quick disable in SLCD/TVE mode
- When you use normal disable you need to wait IPU frame end flag.
- 4. When you use quick disable you must not wait IPU frame end flag, and must reset IPU

before restart LCDC and IPU.

5. In SLCD mode, you can first wait IPU frame end flag, then quick stop LCDC. Then you need not

reset IPU before restart LCDC and IPU.

\* "IPU frame end flag" please refer to IPU spec.


## 14.12.10 Foreground 0 divide mode

In divide mode the original register of foreground 0 position and size are correspond to F0 PART1, the additional (named with "\_part2") registers correspond to F0 PART2.

LCDOSDC.F0EN correspond the total foreground 0 (part1 and part2) and each part has a F0PxEN to enable.

F0EN, F0P2EN, F0P1EN, and part2's position/size can be reconfigure during display process. (refer to 1.12.6)

MODE 1: LCDOSDC.F0DIVMD = 0. F0P2MD = 1.






Foreground 0 divided into 2 parts, and PART1, PART2 must begin with same line and has the same height. They can have different width but cannot overlay each other.


They can use only one descriptor (connect to it self).

The two parts data must "combination" in one data buffer as follow:



<sup>\*</sup>Please notice that in this mode, you need to disable LCDC before reconfigure foreground0/1's Register.

MODE 2: LCDOSDC.F0DIVMD = 1. F0P2MD = 0. F0P1EN = 1. F0P2EN = 1.



Foreground 0 divided into 2 parts, and PART1, PART2 can have different width and height but cannot overlay each other. PART2 must below PART1 they also cannot have any superposition in vertical.

PART1 and PART2 use independent descriptor refer to descriptor register with "part2"





# 15 Smart LCD Controller

# 15.1 Overview

The Smart LCD Controller affords an interface to transfer data from the LCD controller to the LCD Module. It supports DMA operation and register operation.

### Features:

Supports a large variety of LCD Module from different vendors.

Supports parallel and serial interfaces.


Supports different size of display panel.

Supports different width of pixel data.

Supports internal DMA operation and register operation.

Supports Write Operation. Read Operation is not supported.

## 15.2 Structure



\*Please notice that the command only can transfer by DMA channel 0. No matter the DMA channel 1 or IPU are use or not.



# 15.3 Pin Description

**Table 15-1 SLCD Pins Description** 

Name	I/O	Description	Interface
SLCD_RS	0	Command/Data Select Signal. The	Serial: RS
		polarity of the signal can be	Parallel: RS
		programmable.	
SLCD_CS	0	Data Sample Signal. The polarity of	Serial: CS
		the signal can be programmable.	Parallel: Sample Data
			with the edge of CS
SLCD_CLK	0	The clock of SLCD. The polarity of the	Serial or not used
		clock can be programmable.	
SLCD_DAT*1 [17:0]	0	The data of SLCD.	Serial:
			SLCD_DAT [15]
			Parallel:
			SLCD_DAT [17:0]
			SLCD_DAT [15:0]
			SLCD_DAT [7:0]
LCD_LO6_O	0	24 bit parallel SLCD RGB (or 24 bit	detail in GPIO spec
		command ) low bit	
		([17:16],[9:8],[1:0]) output	

**Note**\*<sup>1</sup>: SLCD\_DAT [15] is also use as data pin for serial. The SLCD pins are shared with LCDC. You can see the set of register LCDCFG.LCDPIN in LCDC spec.

# 15.4 Register Description

In this section, we will describe the registers in Smart LCD controller. Following table lists all the registers definition. All register's 32bit address is physical address. And detailed function of each register will be described below.


Name	Description	RW	Reset Value	Address	Access
					Size
MCFG	SLCD Configure Register	RW	0x0000	0x130500A0	32
MCTRL	SLCD Control Register	RW	0x00	0x130500A4	8
MSTATE	SLCD Status Register	RW	0x00	0x130500A8	8
MDATA	SLCD Data Register	RW	0x00000000	0x130500AC	32



.

# 15.4.1 SLCD Configure Register (MCFG)

The register MCFG is used to configure SLCD.



Bits	Name		Description	RW						
15:13	Reserved	These bits alv	ways read 0, and written are ignored.	R						
12:10	DWIDTH*1	Data Width.		RW						
		DWIDTH	Data Width							
		000	18-bit once Parallel/Serial							
		001	16-bit once Parallel/Serial							
		010	8-bit third time Parallel							
		011	8-bit twice Parallel							
		100	8-bit once Parallel/Serial							
		101	24-bit once Parallel							
		111	9-bit twice Parallel							
	110 Reserved									
		*Please notice	*Please notice that you can only use 24-bit parallel command when							
	rallel data. (The command may not 24-bit but need put									
		them as 24-bit in memory(one command use one word))								
9:8	CWIDTH*1	Command Width.								
		CWIDTH	Command Width							
		00	16-bit once / 9bit once							
		01	8-bit once							
		10	18-bit once							
		11	24-bit once							
		*Please notice	e that you can only use 24-bit parallel command when							
		use 24-bit par	allel data. (The command may not 24-bit but need put							
		them as 24-bi	t in memory (one command use one word))							
7:5	Reserved	These bits alv	vays read 0, and written are ignored.	R						
4	CSPLY	CS Polarity. (	CS initial level will be different from CS Polarity)	RW						
		0: Active Leve	el is Low							
		1: Active Leve	el is High							
3	RSPLY	RS Polarity.		RW						



		0: Command RS = 0, Data RS = 1	
		1: Command RS = 1, Data RS = 0	
2	Reserved	These bits always read 0, and written are ignored.	R
1	CLKPLY	LCD_CLK Polarity.	RW
		0: Active edge is Falling	
		1: Active edge is Rising	
0	TTYPE	Transfer Type:	RW
		0: Parallel	
		1: Serial	

Note\*1: The set of DWIDTH and CWIDTH should keep to the rules as follows:

Interface Mode	Command Width	Data Width	Color
Parallel	18-bit	18-bit once	R6G6B6
	16-bit	16-bit once	R5G6B5
		9-bit twice	
	9-bit	9-bit twice	
	8-bit	8-bit once	
		8-bit twice	
		8-bit third times	
Serial	18-bit	18-bit once	
	16-bit	16-bit once	
	9-bit	9bit twice	
	8-bit	8-bit once	
		8-bit twice	
		8-bit third times	

# 15.4.2 SLCD Control Register (MCTRL)

MCTRL is SLCD Control Register.



Bits	Name	Name Description								
7:3	Reserved	These bits always read 0, and written are ignored.	R							
2	DMAMODE	SLCD descriptor DMA mode select:								



		0: DMA will continually transfer data follow descriptor chain.	
		1: DMA will stop when one descriptor finished.	
1	DMASTART	Only use when DMAMODE = 1, set 1 to restart DMA transfer.	
0	DMATXEN	SLCD DMA Transfer Enable.	RW
		This bit is only used for DMA automatic transfer.	
		(1) This bit starts the automatic transfer of image data from system memory to LCDM.	
		(2) When DMAC finishes transferring the data, and the	
		MSTATE.BUSY bit is 0, you can clear DMATXEN bit to stop DMA	
		mode.	

\* Please notice that you can set DMAMODE = 1, use DMASTART to control the data flow.

For example you can stop data transfer before you disable LCDC. Wait a whole frame time (16ms in 60HZ) to make sure the whole frame are send to SLCD panel.

# 15.4.3 SLCD Status Register (MSTATE)

The register of MSTATE is SLCD status register.

MSTATE					0x1	305	00/	<b>8</b>
Bit	7	6	5	4	3	2	1	0
			Res	sen	/ed			BUSY
RST	0	0	0	0	0	0	0	0


Bits	Name	Description	RW
7:1	Reserved	These bits always read 0, and written are ignored.	R
0	BUSY	Transfer is working or not.	RW
		This bit will be set to 1 when transfer is working. It will be cleared by	
		hardware when transfer is finished.	
		0: not busy	
		1: busy	

# 15.4.4 SLCD Data Register (MDATA)

The register MDATA is used to send command or data to LCM. When RS=0, the low 24-bit is used as command. When RS=1, the low 24-bit is used as data.

MDATA 0x130500AC





Bits	Name	Description	RW
31	RS	The RS bit of data register is used to decide the meanings of the low	RW
		24-bit.	
		0: data	
		1: command	
30:24	Reserved	These bits always read 0, and written are ignored.	R
23:0	DATA/CMD	Data or Command Register.	RW

# 15.5 System Memory Format

## 15.5.1 Data format

you can configure these registers according to LCDC module.

### 15.5.2 Command Format

## (1) 18-bit command

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Χ	Χ	Χ	Χ	Х	Χ	Χ	Х	Х	Χ	Х	Х	Х	Х	C17	C16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
C15	C14	C13	C12	C11	C10	C9	C8	C7	C6	C5	C4	C3	C2	C1	C0

# (2) 16-bit command

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
C15	C14	C13	C12	C11	C10	C9	C8	C7	C6	C5	C4	C3	C2	C1	C0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
C15	C14	C13	C12	C11	C10	C9	C8	C7	C6	C5	C4	C3	C2	C1	C0

# (3) 9-bit command once

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Χ	Х	Х	Х	Х	Х	C9	C8	C7	C6	C5	C4	C3	C2	C1	C0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Χ	Χ	Χ	Χ	Χ	Χ	C9	C8	C7	C6	C5	C4	C3	C2	C1	C0



### (4) 8-bit command once

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
C7	C6	C5	C4	C3	C2	C1	C0	C7	C6	C5	C4	C3	C2	C1	C0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
C7	C6	C5	C4	C3	C2	C1	C0	C7	C6	C5	C4	C3	C2	C1	C0

(5) 8-bit command twice (Command = command part + data part)

LCDCNUM.CNUM as doubled the real command number.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
D7	D6	D5	D4	D3	D2	D1	D0	C7	C6	C5	C4	C3	C2	C1	C0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0	C7	C6	C5	C4	C3	C2	C1	C0


### 15.6 Transfer Mode

Two transfer modes can be used: DMA/IPU Transfer Mode and Data Register Transfer Mode. In DMA/IPU mode, always transfer commands by DMA 0

#### 15.6.1 DMA Transfer Mode


Command and data can be recognized by RS bit coming from memory. The format of DMA transfer can be as follows:

### (1) Command and Data



<sup>\*</sup>Please notice that the command only can insert between two complete frame and the number of command is 0~255.

# (2) Only Data



<sup>\*</sup>You can also not use command but you still need to use a command descriptor and set the CNUM = 0

Because DMA transfer mode only can work in OSD mode, you need to configure the panel according

<sup>\*</sup>Please notice that when you use this kind command, set CWIDTH as 8bit once and set the



#### OSD mode:

- 1.Configuration
  - \* LCDCFG and LCDCTRL
  - \* LCDOSDC and LCDOSDCTRL
  - \* LCDRGBC and LCDIPUR

#### 2.Set Color

\* LCDBGC, LCDKEY0, LCDKEY1, LCDALHPA

### 3.Set Display


- \* LCDVAT, LCDDAH, LCDDAV
- \* LCDXYP0, LCDXYP1, LCDSIZE0, LCDSIZE1
- \* LCDVSYNC, LCDHSYNC

#### 4.Set DMAC

- \* LCDIID
- \* LCDDA0, LCDSA0, LCDFID0, LCDCMD0, LCDOFFS0, LCDPW0, LCDCNUM0, LCDDESSIZE0
- \* LCDDA1, LCDSA1, LCDFID1, LCDCMD1, LCDOFFS1, LCDPW1, LCDCNUM1, LCDDESSIZE1
- 5 Enable slcd DMA
- 6.Enable LCDC

### 15.6.2 Register Transfer Mode

Each time you can write a command or a data to the register, then it will transfer the RS signal and data or command to LCM. Command and data can be recognized by RS bit coming from data register. The format of data register transfer can be as follows:









# 15.7 Timing

## 15.7.1 Parallel Timing



## 15.7.2 Serial Timing



# 15.8 Operation Guide

# 15.8.1 DMA Operation

# 1 Start DMA transfer


- (1) Set LCDCFG.MODE to 1101 to choose LCM.
- (2) Set LCDCTRL.BST to choose burst length for transferring.
- (3) Set register LCDIID0, LCDDA0, LCDSA0, LCDFID0, LCDCMD0, LCDOFFS0, LCDPW0, LCDCNUM0, LCDDESSIZE0 to initial internal DMA.
- (4) Also set register LCDIID1, LCDDA1, LCDSA1, LCDFID1, LCDCMD1, LCDOFFS1, LCDPW1, LCDCNUM1, LCDDESSIZE1 when use DMA channel 1 in OSD mode
- (5) Set MCFG to configure SLCDC.



- (6) Before starting DMA, Wait for MSTATE.BUSY == 0.
- (7) Set MCTRL.DMATXEN to 1 to prepare DMA transfer.
  Note that if you don't want to stop DMA transfer, you need not to check MSTATE.BUSY.
- (8) Set LCDCCTRL.ENA to 1 to start LCDC internal DMA.
- (9) The LCDC internal DMA will transfer data to SLCDC, and SLCDC transfer data to LCM. Repeat this step till you want to close the SLCDC to transfer data to LCM Panel.

\*please notice that use and only use DMA0 to transfer command no matter use DMA0 to transfer frame data or not.

One recommend descriptor chain (CMD0 with CNUM>0 and CMD1 with CNUM=0):



#### 2 Stop DMA transfer

- (1) Set LCDCCTRL.ENA to 0 to stop LCDC internal DMA at once.
- (2) Wait till MSTATE.BUSY is set to 0 by hardware.
  MSTATE.BUSY == 1: there is data in the FIFO waited for transferring to LCM.
  MSTATE.BUSY == 0: all data in the FIFO have finished transferring to LCM.
- (3) Set MCTRL.DMATXEN to 0 to stop DMA transfer.

### 3 Restart DMA transfer

When MCTRL.DMATXEN is set to 0, and then you want to restart DMA transfer at once, you should ensure that MCTRL.DMATXEN must keep 0 at least three cycles of PIXCLK.

# 15.8.2 Register Operation

- (1) Set MCFG to configure SLCD.
- (2) Wait for MSTATE.BUSY == 0.
- (3) Set MDATA register.
- (4) Wait for MSTATE.BUSY == 0.
- (5) Set MDATA register.
- (6) Wait for MSTATE.BUSY == 0.
- (7) ... ...



# 16 AC97/I2S Controller

#### 16.1 Overview

This chapter describes the AIC (AC'97 and I<sup>2</sup>S Controller) included in this processor.

The AIC supports the Audio Codec '97 Component Specification 2.3 for AC-link format and I2S or IIS (for inter-IC sound), a protocol defined by Philips Semiconductor. Both normal I2S and the MSB-justified I2S formats are supported by AIC.

AIC consists of buffers, status registers, control registers, serializers, and counters for transferring digitized audio between the processor's system memory and an internal I2S CODEC, an external AC97 or I2S CODEC. AIC can record digitized audio by storing the samples in system memory. For playback of digitized audio or production of synthesized audio, the AIC retrieves digitized audio samples from system memory and sends them to a CODEC through the serial connection with AC-link or I2S formats. The internal or external digital-to-analog converter in the CODEC then converts the audio samples into an analog audio waveform. The audio sample data can be stored to and retrieved from system memory either by the DMA controller or by programmed I/O.

The AC-link is a synchronous, fixed-rate serial bus interface for transferring CODEC register control and status information in addition to digital audio. Where both normal I2S and MSB-justified-I2S work with a variety of clock rates, which can be obtained either by dividing the PLL clock by two programmable dividers or from an external clock source.

For I2S systems that support the L3 control bus protocol, additional pins are required to control the external CODEC. CODECs that use an L3 control bus require 3 signals: L3\_CLK, L3\_DATA, and L3\_MODE for writing bytes into the L3 bus register. The AIC supports the L3 bus protocol via software control of the general-purpose I/O (GPIO) pins. The AIC does not provide hardware control for the L3 bus protocol.

To control the internal CODEC, internal CODEC Spec can be referenced.

This chapter describes the programming model for the AIC. The information in this chapter requires an understanding of the AC'97 specification, Revision 2.3.



### 16.1.1 Block Diagram




Figure 16-1 AIC Block Diagram

The O BIT CLK and O SYNC ports are only used by inter CODEC.

# 16.1.2 Features

AIC support following AC97/I2S features:

8, 16, 18, 20 and 24 bit audio sample data sizes supported

DMA transfer mode supported

Stop serial clock supported

Programmable Interrupt function supported

Support mono PCM data to stereo PCM data expansion on audio play back

Support endian switch on 16-bits audio samples play back

Support variable sample rate in AC-link format

Multiple channel output and double rated supported for AC-link format

Power Down Mode and two Wake-Up modes Supported for AC-link format

Internal programmable or external serial clock and optional system clock supported for I2S or MSB-Justified format

Internal I2S CODEC supported

Two FIFOs for transmit and receive respectively with 32 samples capacity in every direction.



### 16.1.3 Interface Diagram




Figure 16-2 Interface to an External AC'97 CODEC Diagram




Figure 16-3 Interface to an External Master Mode I2S/MSB-Justified CODEC Diagram




Figure 16-4 Interface to an External Slave Mode I2S/MSB-Justified CODEC Diagram

Please refer to the related CODEC specification for AIC Interface to the Internal CODEC Diagram



# 16.1.4 Signal Descriptions

There are all 5 pins used to connect between AIC and an external audio CODEC device. If an internal CODEC is used, these pins are not needed. Please refer to <a href="Chip Spec">Chip Spec</a>. They are listed and described in Table 16-1.

**Table 16-1 AIC Pins Description** 

Name	I/O	Description
RESET		RESET#: AC-link format, active-low CODEC reset.
	0	
SYS_C		SYS_CLK: I2S/MSB-Justified formats,
LK		supply system clock to CODEC
BIT_CL	I I/O	12.288 MHz bit-rate clock input for AC-link,
K		and sample rate dependent bit-rate clock
, n		input/output for I2S/MSB-Jistified.
	0	48-kHz frame indicator and synchronizer for AC-link format
SYNC	I/O	Indicates the left- or right-channel for
		I2S/MSB-Justified format
SDATA _OUT	0	Serial audio output data to CODEC
SDATA _IN	I	Serial audio input data from CODEC

The O\_BIT\_CLK and O\_SYNC signals are not connected to any pin for only using by internal CODEC.



### 16.1.5 RESET#/SYS\_CLK Pin

RESET# is AC97 active-low CODEC reset, which outputs to CODEC. The CODEC's registers are reset when this RESET# is asserted. This pin is useful only in AC-link format. If AIC is disabled, it retains the high.

SYS\_CLK outputs the system clock to CODEC. This pin is useful only in I2S/MSB-justified format. It generates a frequency between approximately 2.048 MHz and 24.576 MHz by dividing down the PLL clock with a programmable divisor. This frequency can be 256, 384, 512 and etc. times of the audio sampling frequency. Or it can be set to a wanted frequency. If AIC is disabled, it retains the high.

### 16.1.6 BIT\_CLK Pin

BIT\_CLK is the serial data bit rate clock, at which AC97/I2S data moves between the CODEC and the processor. One bit of the serial data is transmitted or received each BIT\_CLK period. It is fixed to 12.288 MHz in AC-link format, which inputs from the CODEC. In I2S and MSB-justified format it inputs from the CODEC in slave mode and outputs to CODEC in master mode. In the master mode, the clock is generated internally that is 64 times the sampling frequency. Table 16-7 lists the available sampling frequencies based on an internal clock source. If AIC is disabled, AICFR.AUSEL and AICFR.BCKD determine the direction. And it retains the low if it is output and the state is undefined if it is input.

#### 16.1.7 SYNC Pin

In AC-link format, SYNC provides frame synchronization, fixed to 48kHz, by specifying beginning of an audio sample frame and outputs to CODEC. In I2S/MSB-Justified formats, SYNC is used to indicate left- or right-channel sample data and toggled in sample rate frequency. It outputs to CODEC in master mode and inputs from CODEC in slave mode. If AIC is disabled, AICFR.AUSEL and AICFR.BCKD determine the direction. And it retains the low if it is output and the state is undefined if it is input.

### 16.1.8 SDATA\_OUT Pin

SDATA\_OUT is AIC output data pin, which outputs serial audio data or data of AC97 CODEC register control to an external audio CODEC device. If AIC is disabled, it retains the low.

### 16.1.9 SDATA\_IN Pin

SDATA\_IN is AIC inputs data pin, which inputs serial audio data or data of AC97 CODEC register status from an external audio CODEC device. If AIC is disabled, its state is undefined.



# 16.2 Register Descriptions

AIC software interface includes 13 registers and 1 FIFO data port. They are mapped in IO memory address space so that program can access them to control the operation of AIC and the outside CODEC.

**Table 16-2 AIC Registers Description** 

Nam e	Description	R W	Reset value	Address	Siz e
AIC	AIC Configuration	R	0x00007	0x1002	32
FR	Register	W	800	0000	
AIC	AIC Common Control	R	0x00000	0x1002	32
CR	Register	W	000	0004	
ACC	AIC AC-link Control	R	0x00000	0x1002	32
R1	Register 1	W	000	0008	
ACC	AIC AC-link Control	R	0x00000	0x1002	32
R2	Register 2	W	000	000C	
I2SC R	AIC I2S/MSB-justified Control Register	R W	0x00000 000	0x1002 0010	32
AIC	AIC FIFO Status	R	0x00000	0x1002	32



SR	Register	W	800	0014	
ACS R	AIC AC-link Status Register	R W	0x00000 000	0x1002 0018	32
I2SS R	AIC I2S/MSB-justified Status Register	R W	0x00000 000	0x1002 001C	32
ACC AR	AIC AC97 CODEC Command Address Register	R W	0x00000 000	0x1002 0020	32
ACC DR	AIC AC97 CODEC  Command Data  Register	R W	0x00000 000	0x1002 0024	32
ACS AR	AIC AC97 CODEC Status Address Register	R	0x00000 000	0x1002 0028	32
ACS DR	AIC AC97 CODEC Status Data Register	R	0x00000 000	0x1002 002C	32
I2SD IV	AIC I2S/MSB-justified Clock Divider Register	R W	0x00000 003	0x1002 0030	32



AIC DR	AIC FIFO Data Port Register	R W	0x????? ???	0x1002 0034	32
CKC FG	Clock Configure for the embedded CODEC to AIC	R W	0x00000 000 0x00000 002	0x1002 00A0	32
RGA W	Address, data in and write command for accessing to internal registers of embedded CODEC	R W	0x00000 000	0x1002 00A4	32
RGD TA	The read out data and interrupt request status of Internal registers data in the embedded CODEC.	R	0x00000 000	0x1002 00A8	32

- 3. AICFR is used to control FIFO threshold, AC-link or I2S/MSB-justified selection, AIC reset, master/slave selection, and AIC enable.
- 4. AICCR is used to control DMA mode, FIFO flush, interrupt enable, internal loop-back, play back and recording enable. It also controls sample size and signed/unsigned data transfer.




- 5. ACCR1 is used to reflect/control valid incoming/outgoing slots of AC97.
- 6. ACCR2 is used to control interrupt enable, output/input sample size, and alternative control of RESET#, SYNC and SDATA\_OUT pins in AC-link.
- 7. I2SCR is used to control BIT\_CLK stop, audio sample size, I2S or MSB-justified selection in I2S/MSB-justified.
- 8. AICSR is used to reflect FIFOs status
- 9. ACSR is used to reflect the status of the connected external CODEC in AC-link.
- 10. I2SSR is used to reflect AIC status in I2S/MSB-justified.
- 11. ACCAR and ACCDR are used to hold address and data for AC-link CODEC register read/write.
- 12. ACSAR and ACSDR are used to receive AC-link CODEC registers address and data
- 13. I2SDIV is used to set clock divider for BIT\_CLK generating in I2S/MSB-justified format.
- 14. AICDR is act as data input/output port to/from transmit/receive FIFO when write/read.
- 15. CKCFG, RGADW and RGDATA are used to access internal CODEC, please refer to <a href="CODEC Spec">CODEC</a>. <a href="Spec">Spec</a>.



# 16.2.1 AIC Configuration Register (AICFR)

AICFR contains bits to control FIFO threshold, AC-link or I2S/MSB-justified selection, AIC reset, master/slave selection, and AIC enable.



Bits	Name		Description	RW								
31:16	Reserved	Writes to these bits	have no effect and always read as 0	R								
15:12	RFTH	Receive FIFO thres	shold for interrupt or DMA request. The RFTH valid	RW								
		value is 0 ~ 15.										
		This value represer	nts a threshold value of (RFTH + 1) * 2. When the									
		sample number in r	eceive FIFO, indicated by AICSR.RFL, is great than or									
		equal to the thresho	old value, AICSR.RFS is set. Larger RFTH value									
		provides lower DM/	A/interrupt request frequency but have more risk to									
		involve receive FIF	O overflow. The optimum value is system dependent.									
11:8	TFTH	Transmit FIFO thre	shold for interrupt or DMA request. The TFTH valid	RW								
		value 0 ~ 15.										
		This value represer	nts a threshold value of TFTH * 2. When the sample									
		number in transmit	r in transmit FIFO, indicated by AICSR.TFL, is less than or equal to									
		the threshold value	eshold value, AICSR.TFS is set. Smaller TFTH value provides									
		lower DMA/interrup	reshold value, AICSR.TFS is set. Smaller TFTH value provides  DMA/interrupt request frequency but have more risk to involve									
		transmit FIFO unde	erflow. The optimum value is system dependent.									
7	Reserved	Writes to these bits	have no effect and always read as 0	R								
6	LSMP	Select between pla	y last sample or play ZERO sample in TX FIFO	RW								
		underflow. ZERO s	ample means sample value is zero. This bit is better									
		be changed while a	audio replay is stopped.									
		LSMP	CODEC used									
		0										
			Play ZERO sample when TX									
			FIFO underflow									
		1										
			Play last sample when TX									



			FIFO underflow	
5	ICDC	Internal CODEC us	sed. Select between internal or external CODEC.	RW
		ICDC	CODEC used	
		0		
			External CODEC	
		1		
			Internal CODEC	
4	AUSEL	Audio Unit Select. S	Select between AC-link and I2S/MSB-justified. Change	RW
		this bit in case of B	IT_CLK is stopped (I2SCR.STPBK = 1)	
		AUSEL	Selected	
		0		
			Select AC-link format	
		1	Select I2S/MSB-justified	
			format	
3	RST	Reset AIC. Write 1	to this bit reset AIC registers and FIFOs except AICFR	W
		_	r. Writing 0 to this bit has no effect and this bit is	
		always reading 0.		
2	BCKD	<del>-</del>	. This bit specifies input/output direction of BIT_CLK. It	RW
		_	MSB-justified format. When AC-link format is selected,	
		_	input and this bit is ignored. Change this bit in case of	
		BCKD	d (I2SCR.STPBK = 1)  BIT CLK Direction	
		0	BIT CLK is input from an external source.	
		1	BIT CLK is generated internally and driven out to	
			the CODEC.	
1	SYNCD	SYNC Direction. Th	nis bit specifies input/output direction of SYNC in	RW
		I2S/MSB-justified for	ormat. When AC-link format is selected, SYNC is	
		always output and t	this bit is ignored. Change this bit in case of BIT_CLK is	
		stopped (I2SCR.ST	ΓΡΒK = 1)	
		SYNCD	SYNC Direction	
		0	SYNC is input from an external source.	
		1	SYNC is generated internally and driven out to the CODEC.	
0	ENB	Enable AIC function	n. This bit is used to enable or disable the AIC function.	RW
		ENB	Description	



	0	Disable AIC Controller	
	1	Enable AIC Controller	

The BCKD bit (bit 2) and SYNCD bit (bit 1) configure the mode of I2S/MSB-justified interface. This is compliant with I2S specification.

BCKD	SYNCD	Description
	0 (input)	AIC roles the slave of I2S/MSB-justified interface.
0 (input)	1 (output)	AIC roles the master with external serial clock source of I2S/MSB-justified interface.
1	0 (input)	Reserved
(output)	1 (output)	AIC roles the master of I2S/MSB-justified interface



# 16.2.2 AIC Common Control Register (AICCR)

AICCR contains bits to control DMA mode, FIFO flush, interrupt enable, internal loop-back, play back and recording enable. It also controls sample size and signed/unsigned data transfer.

	AICCR 0														0x	0x10020004																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved							C	oss			ISS		RDMS	TDMS	Reserved	Reserved	M2S	ENDSW	ASVTSU	TFLUSH	RFLUSH	EROR	ETUR	ERFS	ETFS	ENLBF	ERPL	EREC			
<b>RST</b>	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name			Description		RW
31:22	Reserved	Writes	to these bits h	ave no effect and always re	ead as 0	R
21:19	oss	Output	Sample Size.	These bits reflect output sa	ample data size from	RW
		memor	y or register.	The data sizes supported a	re: 8, 16, 18, 20 and 24	
		bits. Th	ne sample data	a is LSB-justified in memory	/register.	
			oss	Sample Size		
			0x0	8 bit		
			0x1	16 bit		
			0x2	18 bit		
			0x3	20 bit		
			0x4	24 bit		
			0x5~0x7	Reserved		
18:16	ISS	Input S	ample Size. T	hese bits reflect input samp	le data size to memory or	RW
		registe	r. The data siz	es supported are: 8, 16, 18	, 20 and 24 bits. The	
		sample	data is LSB-j	ustified in memory/register.		
			ISS	Sample Size		
			0x0	8 bit		
			0x1	16 bit		
			0x2	18 bit		
			0x3	20 bit		
			0x4	24 bit		
			0x5~0x7	Reserved		
15	RDMS	Receiv	e DMA enable	. This bit is used to enable o	or disable the DMA during	RW
		receivii	ng audio data.			
			RDMS	Receive DMA		
			0			
				Disabled		



			Γ	Г		1
			1			
				Enabled		
14	TDMS	Transn	nit DMA enable	e. This bit is used to enable of	or disable the DMA	RW
		during	transmit audio	data.		
			TDMS	Transmit DMA		
			0			
				Disabled		
			1			
				Enabled		
13:12	Reserved	Writes	to these bits h	ave no effect and always rea	ad as 0	R
11	M2S	Mono <sup>-</sup>	To Stereo. This	s bit control whether to do mo	ono to stereo sample	RW
		expans	sion in play bad	ck. When this bit is set, every	outgoing sample data	
		in the s	steam plays in	both left and right channels.	This bit should only be	
				figuration. It takes effective in	nmediately when the bit	
		is char		this before replay started		
			M2S	Description		
			0			
				No mono to		
				stereo expansio	on	
			1			
				Do mono to		
				stereo expansio	on	
10	ENDSW	Endiar	Switch. This b	oit control endian change on	outgoing 16-bits size	RW
		audio	sample by swa	pping high and low bytes in t	the sample data.	
			ENDSW	Description		
			0			
				No change	on	
				outgoing sampl	e data	
			1			
				Swap high and	d low	
				byte for outgo	oina	00-
			<u> </u>		· · · · · · ·	295



			16-bits size san	nple
			data	
9	ASVTSU	This bit is used to contr	ransfer between Signed and lorol the signed ←→unsigned bing audio sample data will be	data transfer. If it is 1,
		ASVTSU	Description	
		No a	audio sample val <b>←→</b> unsigned tr	
		Do a	audio sample val <b>←→</b> unsigned tra	
	TELLIOLI	T "FIFO FI 1 W		
8	TFLUSH		Write 1 to this bit flush transmand from the first to the first to the first to the first the fi	• •
7	RFLUSH		Vrite 1 to this bit flush receive	
			no effect and this bit is alwa	• •
6	EROR	Enable ROR Interrupt.	This bit is used to control the	ROR interrupt enable RW
		or disable.		
		EROR	ROR Interrupt	
		0	Disabled	
		1		
			Enabled	
5	ETUR	Enable TUR Interrupt.	This bit is used to control the	TUR interrupt enable RW
		or disable.		
		ETUR	TUR Interrupt	
		0	Disabled	
		1	Enabled	



4	ERFS		•	t. This bit is used to control th	ne RFS interrupt enable	RW
		or disa			1	
			ERFS	RFS Interrupt		
			0			
				Disabled		
			1			
				Enabled		
3	ETFS	Enable	TFS Interrupt	. This bit is used to control th	ne TFS interrupt enable	RW
		or disa	ble.		_	
			ETFS	TFS Interrupt		
			0			
				Disabled		
			1			
				Enabled		
2	ENLBF	Enable	AIC Loop Bac	ck Function. This bit is used t	to enable or disable the	RW
		interna	l loop back fur	nction of AIC, which is used for	or test only. When the	
		AIC loc	op back functio	on is enabled, normal audio r	eplay/record functions	
		are dis	abled.			
			ENLBF	Descriptio	n	
			0	AIC Loop Back Function is	Disabled	
			1	AIC Loop Back Function is	Enabled	
1	ERPL	Enable	Playing Back	function. This bit is used to o	disable or enable the	RW
		audio s	sample data tra	ansmitting.		
			ERPL	Descriptio	n	
			0			
				AIC Playing	Back	
				Function is D	isabled	
			1			
				AIC Playing	Back	
				Function is E	Enabled	
0	EREC	Enable	Recording Fu	nction. This bit is used to disa	able or enable the audio	RW
			e data receivin			
			EREC	Descriptio	n	
	-					



	0	AIC Recording Function is Disabled	
	1	AIC Recording Function is Enabled	



# 16.2.3 AIC AC-link Control Register 1 (ACCR1)

ACCR1 contains bits to reflect/control valid incoming/outgoing slots of AC97. It is used only in AC-link format.

	ACC	CR	1																										0x	100	200	800
Bit	31	30	29	28	27	26	25	24	23	22	21 :	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		R	ese	erve	d						RS	3						R	ese	rve	d						X	S				
RST	0	n	0	0	0	0	0	n	0	0	n	n	n	0	0	n	0	0	0	0	0	0	0	0	0	0	0	n	0	0	0	0

Bits	Name			Description		RW
31:26	Reserved	Write	s to these bits h	ave no effect and always read as 0		R
25:16	RS	Rece	eive Valid Slots.	These bits are used to indicate which in	ncoming slots	RW
		are v	alid. Slot 3 is ma	apped to bit 16 or RS[0], slot 4 to bit 17	or RS[1] and	
		so or	n. When write to	this field, a bit 1 means we expect a PC	M data in the	
		corre	sponding slot, a	bit 0 means the corresponding slot PCN	M data will be	
		disca	orded. When rea	d from this field, a bit 1 means we recei	ive an	
		expe	cted valid PCM	data in the corresponding slot. This field	d should be	
		writte	en before record	started.	_	
			RS[n] Value	Description		
			0			
				Slot n+3 is invalid.		
			1			
				Slot n+3 has valid		
				PCM data.		
15:10	Reserved	Write	es to these bits h	ave no effect and always read as 0		R
9:0	XS	Trans	smit Valid Slots.	These bits making up slots map to the	valid bits in	RW
		the A	C'97 tag (slot 0	on SDATA_OUT) and indicate which o	utgoing slots	
		have	valid PCM data	. Bit 0 or XS[0] maps to slot 3, bit 1 or X	(S[1] to slot 4	
		and s	so on. Setting the	e corresponding bit indicates to AIC to t	ake an audio	
		samp	ole from transmit	FIFO to fill the respective slot. And it in	ndicates to	
		the C	CODEC that valid	PCM data will be in the respective slot.	. The number	
			•	nate how many words will be pulled ou		
		per a	udio frame. This	s field should be written before record a	nd replay	
		starte	ed.		Ī	
			XS[n] Value	Description		



	0	Slot n+3 is invalid.	
	1	Slot n+3 has valid	
		PCM data.	



# 16.2.4 AIC AC-link Control Register 2 (ACCR2)

ACCR2 contains bits to control interrupt enable, output/input sample size, and alternative control of RESET#, SYNC and SDATA\_OUT pins in AC-link. It is valid only in AC-link format.

	AC	CR	2																										<b>0</b> x	100	200	00C
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Re	ser\	/ed						ERSTO	ESADR	ECADT					R	ese	erve	ed					SO	SR	SS	SA
<b>RST</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name			Description		RW
31:19	Reserved	Writes	to these bits h	ave no effect and always rea	ad as 0	R
18	ERSTO	Enable	RSTO Interru	pt. This bit is used to control	the RSTO interrupt	RW
		enable	or disable.			
			ERSTO	RSTO Interrupt		
			0			
				Disabled		
			1			
				Enabled		
17	ESADR	Enable	SADR Interru	pt. This bit is used to control	the SADR interrupt	RW
		enable	or disable.			
			ESADR	SADR Interrupt		
			0			
				Disabled		
			1			
				Enabled		
16	ECADT	Enable	CADT Interru	pt. This bit is used to control	the CADT interrupt	RW
		enable	or disable.			
			ECADT	CADT Interrupt		
			0			
				Disabled		
			1			
				Enabled		
15:4	Reserved	Writes	to these bits h	ave no effect and always rea	ad as 0	R




3	SO	SDA	TA_OUT	output val	ue. When SA is 1, this bit con	trols SDATA_OUT	RW
		pin vo	oltage lev	el, 0 for lo	w, 1 for high; otherwise, it is i	gnored.	
2	SR	RESI	ET# pin le	vel. Wher	n AC-link is selected, this bit is	used to drive the	RW
		RESI	ET# pin.				
			SF	R F	RESET# Pin Voltage Level		
			0	Н	gh		
			1	Lo	DW .		
1	SS	SYN	C value. V	Vhen this	bit is read, it returns the actua	I value of SYNC.	RW
		Wher	n SA is 1,	write valu	e controls SYNC pin value. W	/hen SA is 0, write	
		to it is	s ignored.				
0	SA	SYN	C and SD.	ATA_OUT	Alternation. This bit is used t	o determine the	RW
		drive	n signal o	f SYNC a	nd SDATA_OUT. When SA is	0, SYNC and	
		SDA	TA_OUT I	peing driv	en AIC function logic; otherwis	se, SYNC is	
		contr	olled by th	ne SS and	SDATA_OUT is controlled by	the SO. The true	
		table	of SYNC	is describ	ed in following.		
			SA	SS	Descriptio		
					Description	n	
				0	When read, indicated SYN0		
			0	0	•		
			0		When read, indicated SYN0	C is 0	
			0	0	When read, indicated SYNO When write, not effect	C is 0	
			0	1	When read, indicated SYNO When write, not effect When read, indicated SYNO	C is 0	
					When read, indicated SYNO When write, not effect When read, indicated SYNO When write, not effect	C is 0 C is 1 C is 0	
			0	1	When read, indicated SYNO When write, not effect When read, indicated SYNO When write, not effect When read, indicated SYNO	C is 0 C is 1 C is 0 n to 0	



# 16.2.5 AIC I2S/MSB-justified Control Register (I2SCR)

I2SCR contains bits to control BIT\_CLK stop, audio sample size, I2S or MSB-justified selection in I2S/MSB-justified. It is valid only in I2S/MSB-justified format.



Bits	Name			Description		RW						
31:13	Reserved	Writes	to these bits h	ave no effect and always read as 0		R						
12	STPBK	Stop B	IT_CLK. It is us	sed to stop the BIT_CLK in I2S/MSB-justified f	format.	RW						
		When a	AC-link is sele	cted, all of its operations are ignored.								
			STPBK	Description								
			0									
				BIT_CLK is not								
			stopped									
			1									
			BIT_CLK is									
			stopped									
		Please AICFR		1 to stop BIT_CLK when change AICFR.AUSE	EL and							
11:5	Reserved	Writes	to these bits h	ave no effect and always read as 0		R						
4	ESCLK	Enable	Enable SYSCLK output. When this bit is 1, the SYSCLK outputs to chip									
		outside is enabled. Else, the clock is disabled.										
0	AMSL	Specify Alternate Mode (I2S or MSB-Justified) Operation.										
			AMSL	Description								
			0	Select I2S Operation Mode								
			1 Select MSB-Justified Operation Mode									



# 16.2.6 AIC Controller FIFO Status Register (AICSR)

AICSR contains bits to reflect FIFOs status. Most of the bits are read-only except two, which can be written a 0.

	AIC	SR																											0x	100	200	14
Bit	31 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved										R	ese	erve	d						TF	FL			Reserved	ROR	TUR	RFS	TFS	Re	serv	<b>red</b>	
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name				Description		RW							
31:30	Reserved	Writes	to these	bits hav	ve no effect and always read as 0		R							
29:24	RFL	Receiv	e FIFO	Level. Ti	he bits indicate the amount of valid PCM data in	n	R							
		Receiv	e FIFO.											
			RFL '	Value	Description									
			0x00 ~	0x20	RFL valid PCM data in receive FIFO									
			0x21 ~	0x3F	Reserved									
23:14	Reserved	Writes	to these	bits hav	ve no effect and always read as 0		R							
13:8	TFL	Transn	nit FIFO	Level. T	he bits indicate the amount of valid PCM data	in	R							
		Transn	nit FIFO	-										
			TFL	Value	Description									
			0x00 ~	0x20	TFL valid PCM data in transmit FIFO									
			0x21 ~ 0x3F Reserved											
7	Reserved	Writes	rites to these bits have no effect and always read as 0											
6	ROR	Receiv	Receive FIFO Over Run. This bit indicates that receive FIFO has or has											
		not exp	perience	d an ove	errun.	_								
			ROR		Description									
		0		When	read, indicates over-run has not been found									
				When	write, clear itself									
				When	read, indicates data has even been written to									
		1		full rec	eive FIFO									
				When	write, not effects									
5	TUR	Transn	Fransmit FIFO Under Run. This bit indicates that transmit FIFO has or has											
		not exp	not experienced an under-run.											
			TUR		Description									
				When	read, indicates under-run has not been found									
				When	write, clear itself									
				When	read, indicates data has even been read from									
		1 empty transmit FIFO												



			,	When write, not effects								
4	RFS	Receiv	e FIFO Se	ervice Request. This bit indicates that receive FIF	O lev	el	R					
				eceive FIFO threshold, which is controlled by								
				hen RFS is 1, it may trigger interrupt or DMA requ	ıest							
				nterrupt enable and DMA setting.								
			RFS	Description								
		0 Receive FIFO level below RFL threshold										
		Receive FIFO level at or above RFL threshold										
3	TFS	Transmit FIFO Service Request. This bit indicates that transmit FIFO level										
		is belo	w Transm	it FIFO threshold, which is controlled by AICFR.Ti	FTH.							
		When	TFS is 1, i	t may trigger interrupt or DMA request depends o	n the							
		interru	pt enable	and DMA setting.								
		TFS Description										
		0 Transmit FIFO level exceeds TFL threshold										
			1	Transmit FIFO level at or below TFL threshold								
2:0	Reserved	Writes to these bits have no effect and always read as 0										



# 16.2.7 AIC AC-link Status Register (ACSR)

ACSR contains bits to reflect the status of the connected external CODEC in AC-link format. Bits in this register are read-only in general, except some of them can be written a 0.

	AC	SR																											0x	100	200	018
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											SR.	>	٦	0	2	_																
	Reserved									SRD	SLPN	3ST	SADI	:CAD							R	ese	rve	d								
											IS	)	)		3																	
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description													
31:22	Reserved	Writes	to these bits	have no effect and always read as 0	R										
21	SLTERR	Hardw	are detects a	Slot Error. This bit indicates an error in SLOTREQ bits	RW										
		on inc	oming data fro	om external CODEC is detected. The error can be: (1)											
		find 1	in a SLOTRE	Q bit, which corresponding to an inactive slot; (2) all											
		active	slots should b	pe request in the same time by SLOTREQ, but an											
		•		All errors are accumulated to ACSR.SLTERR by											
		hardw	are until softw	vare clears it. Software writes 0 clear this bit and write											
		1 has	no effect.												
20	CRDY	Exterr	nal CODEC Re	eady. This bit is derived from the CODEC Ready bit of	R										
		Slot 0	in SDATA_IN	, and it indicates the external AC97 CODEC is ready											
		or not.													
		CRDY Description													
		0 CODEC is not ready													
			1	CODEC is ready											
19	CLPM	Exterr	nal CODEC Lo	ow Power Mode. This bit indicates the external	R										
		CODE	C is switched	to low power mode or BIT_CLK is active from											
		CODE	C after wake	up.											
			CLPM	Description											
			0	BIT_CLK is active											
			1	CODEC is switched to low power mode											
18	RSTO	Exterr	nal CODEC R	egisters Read Status Time Out. This bit indicates that	RW										
		the rea	ad status time	out is detected or not. It is set to 1 if the data not											
		return	in 4 frames a	fter a CODEC registers read command issued.											
		RSTO Description													
			0	When read, indicates time out has not occurred											
			1	When read, indicates read status time out found											
		Write	0 clear this bit	and write 1 is ignored. When RSTO is 1, it may											
		triggei	r an interrupt o	depends on the interrupt enable setting.											




17	SADR	Exte	rnal CODEC	Registers Status Address and Data Received. This bit	RW								
		indic	ates that add	dress and data of an external AC '97 CODEC register									
		has	or has not be	een received.									
			SADR	Description									
			0	When read, indicates no register address/data									
				received.									
		1 When read, indicates address/data received.											
		Write 0 clear this bit and write 1 is ignored. When SADR is 1, it may											
		trigger an interrupt depends on the interrupt enable setting.											
16	CADT	Command Address and Data Transmitted. This bit indicates that a											
		COD	EC register	reading/writing command transmission has completed or									
		not.											
			CADT	Description									
			0	When read, indicates the command has not done.									
		1 When read, indicates the command has done.											
		Write 0 clear this bit and write 1 is ignored. When CADT is 1, it may											
		trigg	er an interru	ot depends on the interrupt enable setting.									
15:0	Reserved	Writes to these bits have no effect and always read as 0											



# 16.2.8 AIC I2S/MSB-justified Status Register (I2SSR)

I2SSR is used to reflect AIC status in I2S/MSB-justified. It is a read-only register.




Bits	Name		Description	RW								
31:3	Reserved	Writes to th	nese bits have no effect and always read as 0	R								
2	BSY	AIC busy ir	C busy in I2S/MSB-justified format.									
		BSY										
		0	AIC controller is idle or disabled									
		1	AIC controller currently is transmitting or receiving a frame									
1:0	Reserved	Writes to these bits have no effect and always read as 0										



# 16.2.9 AIC AC97 CODEC Command Address Register (ACCAR) & Data Register (ACCDR)

ACCAR and ACCDR are used to hold register address and data for external AC-link CODEC register read/write operation through SDATA\_OUT. The format of ACCAR.CAR and ACCDR.CDR is compliant with AC'97 Component Specification 2.3 where ACCAR.CAR[19] of "1" specifies CODEC register read operation, of "0" specifies CODEC register write operation. The write access to ACCAR and ACCDR signals AIC to issue this operation. Please reference to 16.4.4 for software flow. These registers are valid only in AC-link. It is ignored in I2S/MSB-justified format.



Bits	Name	Description	RW
31:20	Reserved	Writes to these bits have no effect and always read as 0	R
19:0	CAR	Command Address Register. This is used to hold 20-bit AC '97 CODEC	RW
		register address transmitted in SDATA_OUT slot 1. After this field is	
		write, it should not be write again until the operation is finished.	


	ACC	DF	2																										0x	100	200	24
Bit	31 3	30	29	28	27	26	25 :	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					R	ese	ervec	ł														CI	DR									
рет	0	Λ.	Λ	Λ	Λ	Λ	0	Λ.	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	0

Bits	Name	Description	RW
31:20	Reserved	Writes to these bits have no effect and always read as 0	R
19:0	CDR	Command Data Register. This is used to hold 20-bit AC'97 CODEC	RW
		register data transmitted in SDATA_OUT slot 2. After this field is write, it	
		should not be write again until the operation is finished.	



# 16.2.10 AIC AC97 CODEC Status Address Register (ACSAR) & Data Register (ACSDR)

ACSAR and ACSDR are used to receive the external AC-link CODEC registers address and data from SDATA\_IN. When AIC receives CODEC register status from SDATA\_IN, it set ACSR.SADR bit and put the address and data to ACSAR.SAR and ACSDR.SDR. Please reference to 16.4.4 for software flow. These registers are valid only in AC-link format and are ignored in I2S/MSB-justified format.



Bits	Name	Description	RW
31:20	Reserved	Writes to these bits have no effect and always read as 0	R
19:0	SAR	CODEC Status Address Register. This is used to receive 20-bit AC '97	R
		CODEC status address from SDATA_IN slot 1. Which reflect the register	
		index for which data is being returned. The write operation is ignored.	


	AC	SD	R																										0x	100	200	2C
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved						SDR																									
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31:20	Reserved	Writes to these bits have no effect and always read as 0	R
19:0	SDR	CODEC Status Data Register. This is used to receive 20-bit AC '97	R
		CODEC status data from SDATA_IN slot 2. The register data of external	
		CODEC is returned. The write operation is ignored.	



# 16.2.11 AIC I2S/MSB-justified Clock Divider Register (I2SDIV)

I2SDIV is used to set clock divider to generated BIT\_CLK from SYS\_CLK in I2S/MSB-justified format.




Bits	Name	Description	RW
31:4	Reserved	Writes to these bits have no effect and always read as 0	R
3:0	DV	Audio BIT_CLK clock divider value minus 1. I2SDIV.DV is used to control	RW
		the generating of BIT_CLK from dividing SYS_CLK. The dividing value	
		should be even and I2SDIV.DV should be set to the dividing value minus	
		1. So I2SDIV.DV bit0 is fixed to 1. BIT_CLK frequency is fixed to 64 f <sub>S</sub> in	
		AIC, where $f_S$ is the audio sample frequency. I2SDIV.DV depends on	
		SYS_CLK frequency f <sub>SYS_CLK</sub> , which is selected according to external	
		CODEC's requirement and internal PLL frequency. Please reference to	
		16.4.9 "Serial Audio Clocks and Sampling Frequencies" for further	
		description.	



### 16.2.12 AIC FIFO Data Port Register (AICDR)

AICDR is act as data input port to transmit FIFO when write and data output port from receive FIFO when read, one audio sample every time. The FIFO width is 24 bits. Audio sample with size N that is less than 24 is located in LSB N-bits. The sample size is specified by ACCR2.OASS and ACCR2.IASS in AC-link, and by I2SCR.WL in I2S/MSB-justified. The sample order is specified by ACCR1.XS and ACCR1.RS in AC-link. In I2S/MSB-justified, the left channel sample is prior to the right channel sample.

Care should be taken to monitor the status register to insure that there is room for data in the FIFO when executing a program read or write transaction. This is taken care automatically in DMA.



Bits	Name	Description	RW
31:24	Reserved	Writes to these bits have no effect and always read as 0	R
23:0	DATA	FIFO port. When write to it, data is push to the transmit FIFO. When read from it, data is pop from the receiving FIFO.	RW



#### 16.3 Serial Interface Protocol

#### 16.3.1 AC-link serial data format

Following figures are AC-link serial data format. Audio data is MSB adjusted, regardless of 8, 16, 18, 20, 24 bits sample size. When a 24-bits sample is transmitted, the LSB 4-bits are truncated. When try to record 24-bits sample, 4-bits of 0 are appended in LSB. Please reference to "AC '97 Component Specification Revision 2.3, 2002", provided by Intel Corporation, for details of AC '97 architecture and AC-link specification.




Figure 16-5 AC-link audio frame format




Figure 16-6 AC-link tag phase, slot 0 format




Figure 16-7 AC-link data phases, slot 1 ~ slot 12 format



#### 16.3.2 I2S and MSB-justified serial audio format

Normal I2S and MSB-justified are similar protocols for digitized stereo audio transmitted over a serial path.

The BIT\_CLK supplies the serial audio bit rate, the basis for the external CODEC bit-sampling logic. Its frequency is 64 times the audio sampling frequency. Divided by 64, the resulting 8 kHz to 48 kHz or even higher signal signifies timing for left and right serial data samples passing on the serial data paths. This left/right signal is sent to the CODEC on the SYNC pin. Each phase of the left/right signal is accompanied by one serial audio data sample on the data pins SDATA IN and SDATA OUT.




Figure 16-8 I2S data format




Figure 16-9 MSB-justified data format

Figure 16-8 and Figure 16-9 provide timing diagrams that show formats for the normal I2S and MSB-justified modes of operations. Data is sampled on the rising edge of the BIT\_CLK and data is sent out on the falling edge of the BIT\_CLK.



Data is transmitted and received in frames of 64 BIT\_CLK cycles. Each frame consists of a left sample and a right sample. Each sample holds 8, 16, 18, 20 or 24 bits of valid data. The LSB other bits of each sample is padded with zeroes.

In the normal I2S mode, the SYNC is low for the left sample and high for the right sample. Also, the MSB of each data sample lags behind the SYNC edges by one BIT CLK cycle.

In the MSB-justified mode, the SYNC is high for the left sample and low for the right sample. Also, the MSB of each data sample is aligned with the SYNC edges.

When use with the internal CODEC, the BIT\_CLK and SYNC signals also with O\_BIT\_CLK and O\_SYNC signals are provided by the internal CODEC from the SYSCLK, which is enabled by I2SCR.ESCLK and configured to 12MHz clock using CPM.



# 16.3.3 Audio sample data placement in SDATA\_IN/SDATA\_OUT

The placement of audio sample in incoming/outgoing serial data stream for all formats support in AIC is MSB (Most Significant Bit) justified. Suppose n bit sample composed by

Table 16-3 described the how sample data bits are transferred.

Table 16-3 Sample data bit relate to SDATA\_IN/SDATA\_OUT bit

		AC-link	Format			I2S/MSB-Justified Format						
SDATA		Audio	Sample	Size (bi	t)	SDATA						
IN/OUT	8	16	18	20	24	IN/OUT	8	16	18	20	24	
B19	S7	S15	S17	S19	S23	B31	S7	S15	S17	S19	S23	
B18	S6	S14	S16	S18	S22	B30	S6	S14	S16	S18	S22	
B17	S5	S13	S15	S17	S21	B29	S5	S13	S15	S17	S21	
B16	S4	S12	S14	S16	S20	B28	S4	S12	S14	S16	S20	
B15	S3	S11	S13	S15	S19	B27	S3	S11	S13	S15	S19	
B14	S2	S10	S12	S14	S18	B26	S2	S10	S12	S14	S18	
B13	S1	S9	S11	S13	S17	B25	S1	S9	S11	S13	S17	
B12	S0	S8	S10	S12	S16	B24	S0	S8	S10	S12	S16	
B11	0	S7	S9	S11	S15	B23	0	S7	S9	S11	S15	
B10	0	S6	S8	S10	S14	B22	0	S6	S8	S10	S14	
B9	0	S5	S7	S9	S13	B21	0	S5	S7	S9	S13	
B8	0	S4	S6	S8	S12	B20	0	S4	S6	S8	S12	
B7	0	S3	S5	S7	S11	B19	0	S3	S5	S7	S11	
B6	0	S2	S4	S6	S10	B18	0	S2	S4	S6	S10	
B5	0	S1	S3	S5	S9	B17	0	S1	S3	S5	S9	
B4	0	S0	S2	S4	S8	B16	0	S0	S2	S4	S8	
B3	0	0	S1	S3	S7	B15	0	0	S1	S3	S7	
B2	0	0	S0	S2	S6	B14	0	0	S0	S2	S6	
B1	0	0	0	S1	S5	B13	0	0	0	S1	S5	
В0	0	0	0	S0	S4	B12	0	0	0	S0	S4	
						B11	0	0	0	0	S3	
						B10	0	0	0	0	S2	
						B9	0	0	0	0	S1	
						B8	0	0	0	0	S0	
						B7~ B0	0	0	0	0	0	



#### 16.4 Operation

The AIC can be accessed either by the processor using programmed I/O instructions or by the DMA controller. The processor uses programmed I/O instructions to access the AIC and can access the following types of data

- The AIC memory mapped registers data—All registers are 32 bits wide and are aligned to word boundaries.
- AIC controller FIFO data—An entry is placed into the transmit FIFO by writing to the I2S controller's Serial Audio Data register (AICDR). Writing to AICDR updates a transmit FIFO entry. Reading AICDR flushes out a receive FIFO entry.
- The external CODEC registers for I2S CODEC—CODEC registers can be accessed through the L3 bus. The L3 bus operation is emulated by software controlling three GPIO pins.
- The external CODEC registers for AC97 CODEC—An AC97 audio CODEC can contain up to sixty-four 16-bit registers. A CODEC uses a 16-bit address boundary for registers. The AIC supplies access to the CODEC registers through several registers.

The internal CODEC registers can be accessed via memory mapped registers in the CODEC.

The DMA controller can only access the FIFOs. Accesses are made through the data registers, as explained in the previous paragraph. The DMA controller responds to the following DMA requests made by the I2S controller:

The transmit FIFO request is based on the transmit trigger-threshold (AICFR.TFTH) setting. See 16.2.1 for further details regarding AICFR.TFTH.

The receive FIFO request is based on the receive trigger-threshold (AICFR.RFTH) setting. See 16.2.1 for further details regarding AICFR.RFTH.

Before operation to AIC, you may need to set proper PIN function selection from GPIO using if the pin is shared with GPIO.

Please also reference to "AC '97 Component Specification Revision 2.3, 2002" when deal with AIC AC-link operations.



#### 16.4.1 Initialization

At power-on or other hardware reset (WDT and etc), AIC is disabled. Software must initiate AIC and the internal or external CODEC after power-on or reset. If errors found in data transferring, or in other places, software must initial AIC and optional, the internal or external CODEC. Here is the initial flow.

- 1. Select internal or external CODEC (AICFR.ICDC).
- 2. If external CODEC is selected, select AC-link or I2S/MSB-Justified (AICFR.AUSEL). If internal CODEC is used, select I2S/MSB-Justified format (AICFR.AUSEL=1). If the resettlement without involving link format and architecture changing, this step can be skip.
- 3. If I2S/MSB-Justified is selected, select between I2S and MSB-Justified (I2SCR.AMSL), decide BIT\_CLK direction (AICFR.BCKD) and SYNC direction (AICFR.SYNCD). If BIT\_CLK is configured as output, BIT\_CLK divider I2SDIV.DV must be set to what correspond with the values as shown in Table 16-7. And the clock selection and the divider between PLL clock out and AIC also must be set (CFCR.I2S and I2SCDR in CPM). If internal CODEC is used, select 12MHz clock input (via set proper value in CFCR.I2S and I2SCDR), I2S format (I2SCR.AMSL=0), input BIT\_CLK (AICFR.BCKD=0), input SYNC (AICFR.SYNCD=0).
- 4. Enable AIC by write 1 to AICFR.ENB
- 5. If it needs to reset AIC registers and flush FIFOs, write 1 to AICFR.RST. If it need only flush FIFOs, write 1 to AICCR.FLUSH. BIT CLK must exist here and after.
- 6. In AC-link format, issue a warm or cold CODEC reset.
- 7. In AC-link format, configure AC '97 CODEC via ACCAR and ACCDR registers. If the resettlement doesn't involving AC'97 CODEC registers changing, this step can be skip.
- 8. In case of external CODEC with I2S/MSB-Justified format, configure I2S/MSB-justified CODEC via the control bus connected to the CODEC, for instance I2C or L3, depends on CODEC. In case of internal CODEC, configure CODEC via CODEC's memory mapped registers. If the resettlement without involving I2S/MSB-justified CODEC or ADC/DAC function changing, this step can be skip.



#### 16.4.2 AC '97 CODEC Power Down

AC '97 CODEC can be placed in a low power mode. When the CODEC's power-down register (26h), is programmed to the appropriate value, the CODEC will be put in a low power mode and both BIT\_CLK and SDATA\_IN will be brought to and held at a logic low voltage level.

Once powered down, re-activation of the AC-link via re-assertion of the SYNC signal must not occur for a minimum of four audio frame times following the frame in which the power down was triggered. When AC-link powers up it indicates readiness via the CODEC Ready bit (input slot 0, bit 15).

#### 16.4.3 Cold and Warm AC '97 CODEC Reset

AC-link reset operations occur when the system is initially powered up, when resuming from a lower powered sleep state, and in response to critical subsystem failures that can only be recovered from with a reset.

#### 16.4.3.1 Cold AC '97 CODEC Reset

A cold reset is achieved by asserting RESET# for the minimum specified time. By driving RESET# low, BIT\_CLK, and SDATA\_IN will be activated, or re-activated as the case may be, and all AC '97 CODEC registers will be initialized to their default power on reset values.

RESET# is an asynchronous AC '97 CODEC input.




Figure 16-10 Cold AC '97 CODEC Reset Timing

Table 16-4 Cold AC '97 CODEC Reset Timing parameters

Parameter	Symbol	Min	Туре	Max	Units
RESET# active low pulse width	T <sub>rst_low</sub>	1.0	-	-	μs
RESET# inactive to BIT_CLK startup delay	T <sub>rst2clk</sub>	162.8	-	-	ns



#### 16.4.3.2 Warm AC '97 CODEC Reset

A warm AC'97 reset will re-activate the AC-link without altering the current AC'97 register values. Driving SYNC high for a minimum of 1 µs in the absence of BIT\_CLK signals a warm reset.

Within normal audio frames SYNC is a synchronous AC '97 CODEC input. However, in the absence of BIT\_CLK, SYNC is treated as an asynchronous input used in the generation of a warm reset to AC '97 CODEC.




Figure 16-11 Warm AC '97 CODEC Reset Timing

Table 16-5 Warm AC '97 CODEC Reset Timing Parameters

Parameter	Symbol	Min	Туре	Max	Units
SYNC active high pulse width	T <sub>sync_high</sub>	1.0	-	-	Ms
SYNC inactive to BIT_CLK startup delay	T <sub>sync2clk</sub>	162.8	-	-	Ns



#### 16.4.4 External CODEC Registers Access Operation

The external audio CODEC can be configured/controlled by its internal registers. To access these registers, an I2S/MSB-justified CODEC usually employs L3 bus, SPI bus, I2C bus or other control bus. The L3 bus operation can be emulated by software by using 3 GPIO pins of the chip. For AC '97, "AC '97 Component Specification" defines the CODEC register access protocol. Several registers are provided in AIC to accomplish this task.

The ACCAR and ACCDR are used to send a register accessing request command to external AC'97 CODEC. The ACSAR and ACSDR are used to receive a register's content from external AC'97 CODEC. The register accessing request and the register's content returning is asynchronous.

The AC'97 CODEC register accessing request flow:

- 2. If ACSR.CADT is 0, wait for 25.4µs. If no previous accessing request, this step can be skip.
- 3. Clear ACSR.CADT.
- 4. If read access, write read-command and register address to ACCAR, if write access, write write-command and register address to ACCAR and write data to ACCDR. Any order of write ACCAR and ACCDR is OK.
- 5. Polling for ACSR.CADT changing to 1, which means the request has been send to CODEC via AC-link.

The AC'97 CODEC register content receiving flow by polling:

- 4. Polling for ACSR.SADR changing to 1
- 5. Read the CODEC register's address from ACSAR and content from ACSDR
- 6. Clear ACSR.SADR

The AC'97 CODEC register content receiving flow by interrupt:

- (1) Before accessing request, clear ACSR.SADR and set ACCR2.ESADR.
- (2) Waiting for the interrupt. When the interrupt is found, check if ACSR.SADR is 1, if not, repeat this step again.
- (3) Read the CODEC register's address from ACSAR and content from ACSDR
- (4) Clear ACSR.SADR



#### 16.4.5 Audio Replay

Outgoing audio sample data (from AIC to CODEC) is written to AIC transmit FIFO from processor via store instruction or from memory via DMA. AIC then takes the data from the FIFO, serializes it, and sends it over the serial wire SDATA\_OUT to an external CODEC or over an internal wire to an internal CODEC.

The audio transmission is enabled automatically when the AIC is enabled by set AICFR.ENB. But all replay data is zero at this time except both of the following conditions are true:

- 1. AICCR.ERPL must be 1. If AICCR.ERPL is 0, value of zero is send to CODEC even if there are samples in transmit FIFO.
- 2. At least one audio sample data in the transmit FIFO. If the transmit FIFO is empty, value of zero or last sample depends on AICFR.LSMP, is send to CODEC even if AICCR.ERPL is 1.

Here is the audio replay flow:

- 1. Configure the CODEC as needed.
- 2. Configure sample size by AICCR.OSS
- Configure sample rate by clock dividers (for I2S/MSB-Justified format with BIT\_CLK is provided internally) or by CODEC registers (for AC-link or BIT\_CLK provided by external CODEC) or by accessing CODEC internal registers (for internal CODEC)
- 4. For AC-link, configure replay channels by ACCR1.XS
- 5. Some other configurations: mono to stereo, endian switch, signed/unsigned data transfer, transmit FIFO configuration, play ZERO or last sample when TX FIFO under-run, and etc.
- 6. Write 1 to AICCR.ERPL.
  - It is suggested that at least a frame of PCM data is pre-filled in the transmit FIFO to prevent FIFO under-run flag (AICSR.TUR).
  - But when using internal CODEC, write first frame of PCM data to transmit FIFO till TX FIFO under-run (AICSR.TUR is set to 1), otherwise left/right channel may be switched.
- 7. Fill sample data to the transmit FIFO. Repeat this till finish all sample data. In this procedure, please control the FIFO to make sure no FIFO under-run and other errors happen. When the transmit FIFO under-run, noise or pause may be heard in the audio replay, AICSR.TUR is 1, and if AICCR.ETUR is 1, AIC issues an interrupt. Please reference to 16.4.7 for detail description on FIFO.
- 8. Waiting for AICSR.TFL change to 0. So that all samples in the transmit FIFO has been replayed, then we can have a clean start up next time
- 9. Write 0 to AICCR.ERPL.

Note: Before replaying Open ADC BITCLK and close it to generating Record internal circuit reset when using internal CODEC.



#### 16.4.6 Audio Record

Incoming audio sample data (from CODEC to AIC) is received from SDATA\_IN (for an external CODEC) or an internal wire (for an internal CODEC) serially and converted to parallel word and stored in AIC receive FIFO. Then the data can be taken from the FIFO to processor via load instruction or to memory via DMA.

The audio recording is enabled automatically when the AIC is enabled by set AICFR.ENB. But all received data is discarded at this time except both of the following conditions are true:

- (1) AICCR.EREC must be 1. If AICCR.EREC is 0, the received data is discarded even if there are rooms in the receive FIFO.
- (2) At least one room left in the receive FIFO. If the receive FIFO is full, the received data is discarded even if AICCR.EREC is 1.

#### Here is the audio record flow:

- Configure the CODEC as needed.
- Configure sample size by AICCR.ISS
- Configure sample rate by clock dividers (for I2S/MSB-Justified format with BIT\_CLK is provided internally) or by CODEC registers (for AC-link or BIT\_CLK provided by external CODEC) or by CODEC memory mapped registers (for internal CODEC)
- Some other configurations: signed/unsigned data transfer, receive FIFO configuration, and etc.
- Write 1 to AICCR.EREC. Make sure there are rooms available in the receive FIFO before set AICCR.EREC. Usually, it should empty the receive FIFO by fetch data from it before set AICCR.EREC
- Take sample data form the receive FIFO. Repeat this till the audio finished. In this procedure, please control the FIFO to make sure no FIFO over-run and other errors happen. When the receive FIFO over-run, same recorded audio samples will be lost, AICSR.ROR is 1, and if AICCR.EROR is 1, AIC issues an interrupt. Please reference to 16.4.7 for detail description on FIFO. For AC-link, ACCR1.RS tells which channels are recorded.
  - When using internal CODEC, the first data should be ignored.
- Write 0 to AICCR.EREC.
- Take sample data from the receive FIFO until AICSR.RFL change to 0. So that all samples in the receive FIFO has been taken away, then we can have a clean start up next time. When the receive FIFO is empty, read from it returns zero.



#### 16.4.7 FIFOs operation

AIC has two FIFOs, one for transmit audio sample and one for receive. All AIC played/recorded audio sample data is taken from/send to transmit/receive FIFOs. The FIFOs are in 24 bits width and 32 entries depth, one entry for keep one audio sample regardless of the sample size. AICDR.DATA provides the access point for processor/DMA to write to transmit FIFO and read from receive FIFO. One time access to AICDR.DATA process one sample. The sample data should be put in LSB (Least Significant Bit) in memory or processor registers. For transmitting, bits exceed sample are discarded. For receiving, these bits are set to 0. Figure 16-12 illustrates the FIFOs access.




Figure 16-12 Transmitting/Receiving FIFO access via APB Bus

The software and bus initiator must guarantee the right sample placement at the bus.

In case of DMA bus initiator, one 24, 20, 18 bits audio sample must occupies one 32-bits word in memory, so 32-bits width DMA must be used. One 16 bits sample occupies one 16-bits half word in memory, so 16-bits width DMA must be used. One 8-bits sample occupies one byte in memory, and use 8-bits width DMA.

In case of processor bus initiator, any type of the audio sample must occupies one CPU



general-purpose register at LSB, and read/write from/to AICDR.DATA with 32-bits load/store instruction. When process small sample size, 16-bits or 8-bits, software may need to do the data pack/unpack.

The AICFR.TFTH and AICFR.RFTH are used to set the FIFO level thresholds, which are the trig levels of DMA request and/or FIFO service interrupt. The AICFR.TFTH and AICFR.RFTH should be set to proper values, too small or too big are not good. When it is too small, the DMA burst length or the number of sample can be processed by processor is too small, which harms the bus or processor efficiency. When it is too big, the bus or the interrupt latency left for under-run/over-run is too small, which may causes replay/record errors.

AICSR.TUR is set to 1 during transmit under-run conditions. If AICCR.ETUR is 1, this can trigger an interrupt. During transmit under-run conditions, zero or last sample is continuously sent out across the serial link. Transmit under-run can occur under the following conditions:

- 5. Valid transmit data is still available in memory, but the DMA controller/processor starves the transmit FIFO, as it is busy servicing other higher-priority tasks.
- 6. The DMA controller/processor has transferred all valid data from memory to the transmit FIFO.

AICSR.ROR is set to 1 during receive over-run conditions. If AICCR.EROR is 1, this can trigger an interrupt. During receive over-run conditions, data sent by the CODEC is lost and is not recorded.

When replay/record two channels data, the left channel is always the first data in FIFOs and in the serial link. If multiple channels in AC-link are used, the channel sample order is follows the slot order.



#### 16.4.8 Data Flow Control

There are three approaches provided to control/synchronize the audio incoming/outgoing data flow.

#### 16.4.8.1 Polling and Processor Access

AICSR.RFL and AICSR.TFL reflect how many samples exist in receiving and transmitting FIFOs. Through read these register fields, processor can detect when there are samples in receiving FIFO in audio record and then load them from the RX-FIFO, and when there are rooms in transmitting FIFO in audio replay and then store samples to the TX-FIFO.

Polling approach is in very low efficiency and is not recommended.

#### 16.4.8.2 Interrupt and Processor Access

Set proper values to AICFR.TFTH and AICFR.RFTH, the FIFO interrupts trig thresholds. Set AICCR.ETFS and/or AICCR.ERFS to 1 to enable transmitting and/or receiving FIFO level trigger interrupts. When the interrupt found, it means there are rooms or samples in the TX or RX FIFO, and processor can store or load samples to or from the FIFO.

Interrupt approach is more efficient than polling approach.

#### 16.4.8.3 DMA Access

Audio data is real time stream, though it is in low data bandwidth, usually less than 1.2Mbps. DMA approach is the most efficient and is the recommended approach.

To enable DMA operation, set AICCR.TDMS and AICCR.RDMS to 1 for transmit and receive respectively. It also needs to allocate two channels in DMA controller for data transmitting and receiving respectively. Please reference to the processor's DMA controller spec for the details.

The AICFR.TFTH and AICFR.RFTH are used to set the transmitting and receiving FIFO level thresholds, which determine the issuing of DMA request to DMA controller. To respond the request, DMAC initiator and controls the data movement between memory and TX/RX FIFO.



44.1

32

2.8224

2.048

#### 16.4.9 Serial Audio Clocks and Sampling Frequencies

For internal CODEC, CODEC module containing the audio CODEC circuit/logic and corresponding controlling registers. CODEC needs a 12MHz clock from CPM called SYS\_CLK and provides I\_BITCLK, O\_BITCLK and I\_SYNC, O\_SYNC (left-right clock which is the sample rate as ADC or DAC) to AIC for outgoing and incoming audio respectively. These clocks change when change the sample rate in CODEC controlling registers. When using internal CODEC, must configure SYNC and BIT\_CLK as input, more details refers to CODEC Spec.

For AC-link, the bit clock is input from chip external and is fixed to 12.288MHz. The sample frequency of 48kHz is supported in nature. Variable Sample Rate feature is supported in this AIC. If the CODEC supports this feature, sample rate other than 48kHz audio data can be replay directly. Otherwise, software has to do the rate transfer to replay other sample rate audio data. Double rate, 96kHz or even 88.2kHz audio is also supported with proper CODEC.

Following are for BIT\_CLK/SYS\_CLK configuration in I2S/MSB-Justified format with external CODEC.

The BIT\_CLK is the rate at which audio data bits enter or leave the AIC. BIT\_CLK can be supplied either by the CODEC or an internally PLL. If it is supplied internally, BIT\_CLK is configured as output pins, and is supplied out to the CODEC. If BIT\_CLK is supplied by the CODEC, then it is configured as an input pin. Register bit AICFR.BCKD is used to select BIT\_CLK direction.

The audio sampling frequency is the frequency of the SYNC signal, which must be 1/64 of BIT\_CLK,  $f_{BIT}$  CLK = 64  $f_{S.}$  But SYNC signal frequency is not fixed when using internal CODEC.

SYS\_CLK is only for CODEC. It usually takes one of the two roles, as CODEC master clock input or as CODEC over-sampling clock input. If SYS\_CLK roles as CODEC master clock input, it usually should be set to a fixed frequency according to CODEC requirement but independent to audio sample rate. In this case, usually there is a PLL in the CODEC and CODEC roles master mode. See Figure 16-3 for the interface diagram. This is the recommended AIC CODEC system configuration.

If SYS\_CLK roles as CODEC over-sampling clock, its frequency is usually 4, 6, 8 or 12 times of BIT\_CLK frequency, which are 256, 384, 512 and 768 times of audio sample rates. Table 16-6 lists the relation between sample rate, BIT\_CLK and SYS\_CLK frequencies.

 Sample Rate
 BIT\_CLK (MHz)
 SYS\_CLK (MHz)

 f<sub>s</sub> (kHz)
 f<sub>BIT\_CLK</sub> = 64 f<sub>s</sub>
 256 f<sub>s</sub>
 384 f<sub>s</sub>
 512 f<sub>s</sub>
 768 f<sub>s</sub>

 48
 3.072
 12.288
 18.432
 24.576
 36.864

16.9344

12.288

22.5792

16.384

Table 16-6 Audio Sampling rate, BIT\_CLK and SYS\_CLK frequencies

33.8688

24.576

11.2896

8.192



24	1.536	6.144	9.216	12.288	18.432
22.05	1.4112	5.6448	8.4672	11.2896	16.9344
16	1.024	4.096	6.144	8.192	12.288
11.025	0.7056	2.8224	4.2336	5.6448	8.4672
8	0.512	2.048	3.072	4.096	6.144

In this processor, SYS\_CLK can be selected from EXCLK or generated by dividing the PLL output clock in a CPM divider controlled by I2SCDR. If BIT\_CLK is chosen as an output, another divider in AIC is used to divide SYS\_CLK for it.




Figure 16-13 SYS\_CLK, BIT\_CLK and SYNC generation scheme

The setting of I2SDIV.DV is shown in Table 16-7.

I2SDIV.DV	f <sub>sys_clk</sub>	f <sub>BIT_CLK</sub>	f <sub>SYS_CLK</sub> / f <sub>BIT_CLK</sub>
0x1	128 f <sub>S</sub>	64 f <sub>S</sub>	2
0x2	196 f <sub>S</sub>	64 f <sub>S</sub>	3
0x3	256 f <sub>S</sub>	64 f <sub>S</sub>	4
0x5	384 f <sub>S</sub>	64 f <sub>S</sub>	6
0x7	512 f <sub>S</sub>	64 f <sub>S</sub>	8
0xB	768 f <sub>S</sub>	64 f <sub>S</sub>	12

Table 16-7 BIT\_CLK divider setting

As we observe in Table 16-6, if SYS\_CLK is taken as over-sampling clock by CODEC, the common multiple of all SYS\_CLK frequencies is much bigger than the PLL output clock frequency. To generate all different SYS\_CLK frequencies, one approach is change PLL frequency according to sample rate. This is not realistic, since frequently change PLL frequency during normal operation is not recommended.

Another approach is to found some approximate common multiples of all SYS\_CLK frequencies according to the fact that there tolerance in audio sample rate. Take  $f_{SYS\_CLK}$  = 256  $f_S$ , Table 16-8 list most frequencies, which are less than 400MHz, with relatively small sample rate errors. It is suggested



to set PLL frequency as close to the frequencies listed as possible, then use clock dividers to generate different SYS\_CLK/BIT\_CLK for different sample rate.

Table 16-8 Approximate common multiple of SYS\_CLK for all sample rates

Approximate Common	Max Error Caused in
Frequency (MHz)	Audio Sample Rate (%)
123.53	0.53
147.11	0.24
170.68	0.79
235.5	0.87
247.06	0.53
270.64	0.11
280.56	0.73
294.22	0.24
305.14	0.67
317.79	0.53
329.57	0.66
341.35	0.79
347	0.85
353.13	0.90
358.79	0.69
370.59	0.53
382.96	0.54
394.17	0.24

Take PLL = 270.64 MHz as an example, Table 16-9 lists the divider settings for various sample rates.

Table 16-9 CPM/AIC clock divider setting for various sampling rate if PLL = 270.64MHz

Sample Rate (kHz)	I2SCDR	I2SDIV.DV	Sample Rate Error (%)
48	1	11	0.11
44.1	1	12	-0.11
32	0	33	0.11
24	1	22	0.11
22.05	1	24	-0.11
16	1	33	0.11
12	1	44	0.11
11.025	1	48	-0.11
8	1	66	0.11

For an EXCLK clock frequency, try to generate PLL frequencies as close to the frequencies listed in Table 16-8 as possible. Table 16-10 lists the PLL parameters and audio sample errors at different PLL



frequencies for EXCLK at 12MHz.

Table 16-10 PLL parameters and audio sample errors for EXCLK=12MHz

	PLL		Max Sample
M	N	Freq (MHz)	Rate Error
103	10	123.6	0.59%
49	4	147	0.31%
128	9	170.67	0.79%
157	8	235.5	0.87%
103	5	247.2	0.59%
65	3	260	0.82%
45	2	270	0.35%
203	9	270.67	0.12%
113	5	271.2	0.32%
187	8	280.5	0.75%
237	10	284.4	0.81%
49	2	294	0.31%
178	7	305.14	0.67%
53	2	318	0.60%
302	11	329.45	0.70%
256	9	341.33	0.79%
318	11	346.91	0.88%
206	7	353.14	0.90%
299	10	358.8	0.69%
247	8	370.5	0.55%
351	11	382.91	0.55%
230	7	394.29	0.27%

The BIT\_CLK should be stopped temporary when change the divider settings, or when change BIT\_CLK source (from internal or external), to prevent clock glitch. Register I2SCR.STPBK is provided to assist the task. When I2SCR.STPBK = 1, BIT\_CLK is disabled no matter whether it is generated internally or inputted from the external source. The operation flow is described in following.

- Stop all replay/record by clear AICCR.ERPL and AICCR.EREC.
- Polling I2SSR.BSY till it is 0
- Stop the BIT\_CLK by write 1 to I2SCR.STPBK
- Operations concerning BIT\_CLK
- Resume the BIT\_CLK by write 0 to I2SCR.STPBK



# 16.4.10 Interrupts

The following status bits, if enabled, interrupt the processor:

Receive FIFO Service (AICSR.RFS). It's also DMA Request
Transmit FIFO Service (AICSR.TFS). It's also DMA Request
Transmit Under-Run (AICSR.TUR)
Receive Over-Run (AICSR.ROR)
Command Address and Data Transmitted, AC-link only (ACSR.CADT)
External CODEC Registers Status Address and Data Received, AC-link only (ACSR.SADR)
External CODEC Registers Read Status Time Out, AC-link only (ACSR.RSTO)

For further details, see the corresponding register description sections.



# 17 Internal CODEC Interface

#### 17.1 Overview

This chapter describes the embedded audio CODEC in the processor and related software interface.

This embedded CODEC is an I2S audio CODEC. AIC module is an interface to this CODEC in audio data replaying and recording. Several memory mapped registers are used to access this embedded CODEC, and write/read these registers could access the CODEC's internal control and configure registers that is using 12Mhz clock.

#### 17.1.1 Features

The following are internal CODEC features:

- 1. 24 bits ADC and DAC,
- 2. Headphone load up to 16 Ohm
- 3. Sample frequency supported: 8k, 9.6k, 12k, 11.025k, 12k, 16k, 22.05k, 24k, 32k, 44.1k, 48k, 96k.
- 4. Two MIC input, 85db SNR
- 5. Stereo line input,
- 6. Separate power-down modes for ADC and DAC path with several shutdown modes;
- 7. Reduction of audible glitches systems: Pop Reduction system, Soft Mute mode;
- 8. Support capacitor-less headphone connection.

**OPT** = pins or functions may not available in some specify chip.

TBD = parameter or document section to be defined later on

TBC = parameter or document section subject to change

TO BE COMPLETED = section to be filled or subject to change



# 17.1.2 Signal Descriptions

CODEC has max 13 analog signal IO pins and 4 power pins on chip. They are listed and described in Table 17-1.

Table 17-1 CODEC signal IO pin description

Pin Names	Ю	Note	Pin Description	
AOHPL	АО		Left headphone out	AVDHP
AOHPR	АО		Right headphone out	AVDHP
AOHPM	АО	OPT	Headphone common mode output	AVDHP
AOHPMS	Al	OPT	Headphone common mode sense input (connect to AOHPM)	AVDHP
MICP1	ΑI		Microphone mono differential analog input 1 (MIC1), positive pin	AVDCDC
MICN1	Al	OPT	Microphone mono differential analog input 1 (MIC1), negative pin	AVDCDC
MICP2	Al	OPT	Microphone mono differential analog input 2 (MIC2), positive pin	AVDCDC
MICN2	Al	OPT	Microphone mono differential analog input 2 (MIC2), negative pin	AVDCDC
MICBIAS	АО	OPT	Microphone bias	AVDCDC
AIL	ΑI		Left line input. Also named LLINEIN in some place	AVDCDC
AIR	ΑI		Right line input. Also named RLINEIN in some place	AVDCDC
VCOM	АО		Voltage Reference Output. An electrolytic capacitor more than $10\mu F$ in parallel with a $0.1\mu F$ ceramic capacitor attached from this pin to AVSCDC eliminates the effects of high frequency noise.	AVDCDC
AVDHP	Р		Headphone amplifier power, 3.3V	-
AVSHP	Р		Headphone amplifier ground	-
AVDCDC	Р		CODEC analog power, 3.3V, inter signal VREFP	-
AVSCDC	Р		CODEC analog ground, inter signal VREFN	-
HPSENSE	Al	OPT	Headphone jack sense.	AVDHP

#### Note:

- (10) AVDHP = 3.3v (typ).
- (11) AVDCDC= 3.3v (typ)
- (12) Inter signal VREFP is connected to AVDCDC, inter signal VREFN is connected to AVSCDC.
- (13) Please refer to data sheet of the chip for details
- (14) In target chip package, NOT all pins are available. Please refer to the chip specification



# 17.1.3 Block Diagram




Figure 17-1 CODEC block diagram




Figure 17-2 Internal CODEC works with AIC



# 17.2 Mapped Register Descriptions

The internal CODEC software interface includes 2 registers. They are mapped in IO memory address space of AIC module so that program can access them to control the operations of the CODEC.

**Table 17-2 Internal CODEC Mapped Registers Description (AIC Registers)** 

Nam e	Description	R W	Reset value	Addres s	Siz e
RGA DW	Address, data in and write command for accessing to internal registers of internal embedded CODEC	R W	0x0000 0000	0x1002 00A4	32
RGD ATA	The read out data and interrupt request status of Internal registers data in the internal embedded CODEC.	R	0x0000 0000	0x1002 00A8	32


#### Note:

- 1. All these registers are AIC Registers, because they are mapped in AIC IO memory address.
- 2. RGADW contains data, address and write command to the internal registers of the internal CODEC.
- 3. RGDATA returns the internal register value of the internal CODEC and interrupt request status.



# 17.2.1 CODEC internal register access control (RGADW)

RGADW contains address, data and write command to the internal registers of the internal embedded CODEC.



Bits	Name	Description	RW
31:17	Reserved	Writes to these bits have no effect and always read as 0	R
16	RGWR	Write 1 to this bit issues writing to CODEC's internal register process.	RW
		This bit keeps value 1 until the current writing process is finished. A	
		register read or a new register writing process cannot be issued before	
		the previous writing process finished. In another word, it should not	
		write to RGADW before RGADW.RGWR becomes 0. A writing process	
		takes max of 0.17us plus 1 PCLK cycle. Write 0 to this bit is ignored.	
15	Reserved	Writes to these bits have no effect and always read as 0	R
14:8	RGADDR	When it issues a writing to CODEC's internal register command, i.e.	RW
		RGWR=1, this field specifies the register's address. In addition, this	
		field also decides the address of the register's data out at any time.	
7:0	RGDIN	When it issues a writing to CODEC's internal register command, i.e.	RW
		RGWR=1, this field contains the data to be written to the register.	

#### Note:


It is strong suggesting verifying the data (using read RGDATA below) after writing it to internal register of CODEC. When RGDATA returns the right data which writing to the address, the writing process is finish.

Please notice that AIC needs SYS\_CLK (refers to AIC spec), when write new value to or read from CODEC internal registers.



# 17.2.2 CODEC internal register data output (RGDATA)

RGDATA returns the internal register value of the internal embedded CODEC and interrupt request status.



Bits	Name	Description			
31:9	Reserved	Writes to these bits have no effect and always read as 0			
8	IRQ	This field returns the internal embedded CODEC's interrupt request.			
		IRQ	Description		
		0			
			No CODEC's interrupt request		
			found		
		1	CODEC's interrupt request is		
			pending		
7:0	RGDOUT	This field returns the value of the internal register in internal embedded CODEC. As the RGADW.RGADDR field specifies the register's address.			

Please notice that AIC needs SYS\_CLK (refers to <u>AIC spec</u>), when write new value to or read from CODEC internal registers.



#### 17.3 Operation

The internal embedded CODEC is controlled its internal registers. These registers can be accessed by through memory-mapped registers, RGADW and RGDATA, just like L3 bus or I2C bus for an external CODEC. AIC'S BITCLK and SYNC are from/to the CODEC and is controlled by CKCFG.SELAD register. The audio data transferring, i.e. audio replaying and recording, is down by AIC. AIC still takes the role of I2S controller. We will refer to many AIC operations and registers in the following audio operation descriptions, please reference to <u>AIC Spec</u> for the details.

This is a guide for software.

# 17.3.1 Access to internal registers of the embedded CODEC

The embedded CODEC is controlled through its internal registers. RGADW and RGDATA are used to write to and read from these registers. Here are some examples.

```
Example 1. Write to a CODEC internal register
```

Step 1: RGADW.RGWR == 0?

Step 2: If not, go to step 1

Step 3: Write to RGADW and make it:

RGADW.RGDIN = <data to be written to the register>;

RGADW.RGADDR = <the register's address >;

Step 4: Write to RGADW to commit the writing operation:

RGADW.RGWR = 1;

#### Example 2. Read from a CODEC internal register

Step 1: RGADW.RGWR == 0?

Step 2: If not, go to step 1

Step 3: write to RGADW and make it:

RGADW.RGWR = 0;

RGADW.RGDIN = <don't care>;

RGADW.RGADDR = <the register's address>;

Step 4: read RGDATA.DOUT, which returns the register's content

#### 17.3.2 CODEC controlling and typical operations

This section is some typical operations. We are assumed the power supply of CODEC is on, and CODEC is in STANDBY mode, CRR is configured for audio Ramping system, clear PMR2.SB\_MC to 0 in capacitor-less connection mode (refers to capacitor-less headphone connection).

Before using any of these operations, make sure AIC is configured properly as list below:

1. Make AIC to use internal CODEC mode:



AICFR.ICDC = 1; Use internal CODEC.

AICFR.AUSEL = 1; Use I2S mode.

AICFR.BCKD = 0; CODEC input BIT\_CLK to AIC. AICFR.SYNCD = 0; CODEC input SYNC to AIC. I2SCR.AMSL = 1; Use I2S operation mode.

I2SCR.ESCLK = 1; Open SYS CLK to internal CODEC.(if using PLL Clock)

- 2. Make sure AICCR.FLUSH = 0; AICFR.RST = 0; AICCR.ENLBF = 0;
- 3. Clear AICSR.ROR, AICSR.TUR, AICSR.RFS, AICSR.TFS = 0 to 0.
- 4. Set proper value to AICCR.M2S; AICCR.ENDSW; AICCR.ASVTSU
- 5. Set AICFR.ENB to 1; Open AIC.

When using DMA mode, configure AICFR.RFTH, AICCR.RDMS or AICFR.TFTH, AICCR.TDMS.

Configure TX-FIFO and interrupt means setting proper value to AICFR.TFTH, clear AICCR.ETFS to 0, and clear AICCR.ETUR to 0.

Configure RX-FIFO and interrupt means setting proper value to AICFR.RFTH, clear AICCR.ERFS to 0 and clear AICCR.EROR to 0.

When configure interrupt, software must handle all the interrupt. So all interrupt is recommended disabled as shown above.

CODEC shares the interrupt with AIC module.

The register or register bit of CODEC will use the same form as the Mapped registers, but software should use the method in the section <u>1.3.2</u> to access this registers.

All the REF parts of the working part diagrams are working. More details are listed in the CODEC guide.

### 17.3.3 Power saving

There are many power modes in CODEC. In every working mode, it should close stages (parts) of CODEC for saving power.

The power diagram is shown in Figure 2-7 CODEC Power Diagram; please refer to <u>2.8 CODEC</u> <u>Operating modes</u>.

#### 17.3.4 Pop noise and the reduction of it

Please refre to 2.8.9 Anti-pop operation sequences.

### 17.3.4.1 Reference open step

1. Init play

Step 0: Open DMA and two AIC modules Clocks in CPM.CLKGR

Step 1: Configure AIC as slave and using inter CODEC mode.



- Step 2: Configure DMA as slave mode using internal CODEC
  - o Open
- Step 0: Enable DMA Channel Clock
- Step 1: Configure AIC sample size and sample rate. Configure AIC Output FIFO Threshold,
- Step 2: Configure DMA
- Step 3: Configure CODEC
  - Write
- Step 0: Enable DMA Channel Clock
- Step 1: Configure AIC
- Step 2: Configure DMA
- Step 3: Configure CODEC
  - o Read
- Step 0: Enable DMA Channel Clock
- Step 1: Configure AIC
- Step 2: Configure DMA
- Step 3: Configure CODEC
  - o Close
  - o End
- 1. Open DMA and two AIC modules Clocks in CPM.CLKGR:
  - CPM.CLKGR &= ~1060;
- 2. Close (DMA and) two AIC modules Clocks in CPM.CLKGR:
  - CPM.CLKGR |= 1060;
- 3. Configure AIC as slave and using inter CODEC mode.
  - AICFR.ICDC = 1; Use internal CODEC.
  - AICFR.AUSEL = 1; Use I2S mode.
  - AICFR.BCKD = 0; CODEC input BIT\_CLK to AIC.

    AICFR.SYNCD = 0; CODEC input SYNC to AIC.
  - I2SCR.AMSL = 1; Use I2S operation mode.
  - I2SCR.ESCLK = 1; Open SYS\_CLK to internal CODEC.
- 4. Enable DMA channel clock that is used for transferring data from/to AIC module.

### 17.4 Timing parameters

- 1. Tsbyu: Reference wake-up time after complete power down.
  - When Cext = 10uF/100nF +/-20%, Typical value of Tsbyu is 250ms, Max is 500ms.
- 2. Tshd adc: ADC wake-up time after SLEEP mode
  - When Cext = 10uF/100nF +/-20%, Typical value is 200ms(TBC)
- Tshd\_dac: DAC wake-up time after SLEEP mode
  - When Cext = 10uF/100nF + -20% Typical value is to be defined later on.
  - The Cext is the two decoupling capacitors between the VREF and VREFN (AVSCDC). Refer to
- 2.9.1 Avoid quiet ground common currents.



# 17.5 AC & DC parameters

# Votages:

AVSHP and AVSCDC are connected to analog ground.

AVDHP = 3.3v (typ).

AVDCDCP= 3.3v (typ)

### **Currents:**

Currents
I <sub>AVDCDC</sub> + I <sub>AVDHP</sub> < 5 μ A
TBD
TBD
2 mA < I <sub>AVDCDC</sub> + I <sub>AVDHP</sub> < 8 mA
1.5 mA < I <sub>AVDCDC</sub> + I <sub>AVDHP</sub> < 6 mA
3 mA < I <sub>AVDCDC</sub> + I <sub>AVDHP</sub> < 10 mA
TBD
TBD
TBD

Current value is at AVDCDC = AVDHP = 3.3 V.

Chip pin Name	MAX Current across I/O @ AVDCDC = AVDHP = 3.3 V				
AVDCDCP	< 20 mA in normal working mode				
AVSCDCP	< 20 mA in normal working mode				
AVEUR	< 160 mA in normal working mode				
AVDHP	< 1400 mA in case of short circuit				
AVOLID.	< 160 mA in normal working mode				
AVSHP	< 1400 mA in case of short circuit				
VCOM	< 2 mA in normal working mode				
MICP	< 2 mA in normal working mode				
MICBIAS	< 5 mA in normal working mode				
AIL, AIR	< 2 mA in normal working mode				
AOHPL	< 80 mA in normal working mode				



	< 1200 mA in case of short circuit				
	< 80 mA in normal working mode				
AOHPR	< 1200 mA in case of short circuit				
	< 160 mA in normal working mode				
AOHPM	< 1400 mA in case of short circuit				
AOHPMS	< 1 mA in normal working mode				

Please refer to **Chip Datasheet** for more details.



# 17.6 CODEC Configuration guide

# 17.6.1 CODEC internal Registers

Register	Function	Address	Reset	Software
Name			value	Write
AICR Audio Interface Control		00000 / 00 / 00	0C	0F
CR1	Control Register 1	00001 / 01/ 01	AA	
CR2	Control Register 2	00010 / 02 / 02	78	
CCR1	Control Clock Register 1	00011 / 03 / 03	00	00
CCR2	Control Clock Register 2	00100 / 04 / 04	00	
PMR1	Power Mode Register 1	00101 / 05 / 05	FF	
PMR2	Power Mode Register 2	00110 / 06 / 06	03	
CRR	Control Ramp Register	00111 / 07 / 07	51	51
ICR	Interrupt Control Register	01000 / 08 / 08	3F	A0 <sup>[1]</sup>
IFR	Interrupt Flag Register	01001 / 09 / 09	00	(IFR)
CGR1	Control Gain Register 1	01010 / 10 / 0A	00	
CGR2	Control Gain Register 2	01011 / 11 / 0B	04	
CGR3	Control Gain Register 3	01100 / 12 / 0C	04	
CGR4	Control Gain Register 4	01101 / 13 / 0D	04	
CGR5	Control Gain Register 5	01110 / 14 / 0E	04	
CGR6	Control Gain Register 6	01111 / 15 / 0F	04	
CGR7	Control Gain Register 7	10000 / 16 / 10	04	
CGR8	Control Gain Register 8	10001 / 17 / 11	0A	
CGR9	Control Gain Register 9	10010 / 18 / 12	0A	
CGR10	Control Gain Register 10	10011 / 19 / 13	00	
TR1	Test Register 1	10100 / 20 / 14	00	00
TR2	Test Register 2	10101 / 21 / 15	C0	C0
CR3	Control Register 3	10110 / 22 / 16	C0	C0 <sup>[2]</sup>
AGC1	Automatic Gain Control 1	10111 / 23 / 17	34	
AGC2	Automatic Gain Control 2	11000 / 24 / 18	07	
AGC3	Automatic Gain Control 3	11001 / 25 / 19	44	
AGC4	Automatic Gain Control 4	11010 / 26 / 1A	1F	
AGC5	Automatic Gain Control 5	11011 / 27 / 1B	00	

### NOTE:

- [1]. After write AFR by reading AFR value for clear AFR, Must set ICR to A0.
- [2]. This register should keep the reset value 11000000(C0) in REPLAY mode
- [3]. Before configuration the CODEC make sure the CONFIG\* field configured properly first.



# 17.6.2 CODEC internal registers

# 17.6.2.1 AICR: Audio Interface Control Register

Register Name: AICR Register Address: 0x00

bit7-RW-0 bit6-RW-0 bit5-RW-0 bit4-RW-0 bit3-RW-1 bit2-RW-1 bit1-RW-0 bit0-RW-0

Reserved CONFIG1

Bits	Field	Description			
7:4	Reserved	These bits are not used, when read is 0000.			
3:0	CONFIG1	These bits must be set to 1111			

#### Note:

- This register should keep the value 00001111 by software for proper configuration status.
- Must set a value to every CONFIGn(n=1 to 8) field before use this CODEC, here is CONFIG1.

# 17.6.2.2 CR1: Control Register 1

Register Name: CR1 Register Address: 0x01

bit7-RW-1	bit6-RW-0	Bit5-RW-1	bit4-RW-0	bit3-RW-1	bit2-RW-0	bit1-RW-1	bit0-RW-0
SB_MICBIAS	MONO	DAC_MUTE	HP_DIS	DACSEL	BYPASS	Rese	erved

Bits	Field	Description			
7	SB_MICBIAS	Microphone biasing buffer power-down			
		0 = active			
		1 = power-down			
6	MONO	Stereo-to-mono conversion for DAC path			
		0 = stereo			
		1 = mono			
5	DAC_MUTE	DAC soft mute mode			
		0 = mute inactive, digital input signal transmitted to the DAC			
		1 = puts the DAC in soft mute mode			
4	HP_DIS	HeadPhone output signal disabled			
		0 = Signal applied to headphone outputs			
		1 = no signal on headphone outputs, acts as a mute signal			
3	DACSEL	Mixer input selection			
		0 = DAC output ignored in input of the mixer			
		1 = DAC output selected as an input of the mixer			
2	BYPASS	Mixer input selection (line)			
		0 = Bypass path ignored in input of the mixer			
		1 = Bypass path selected as an input of the mixer			
1:0	Reserved	These bits are not used, when read is 00.			



# 17.6.2.3 CR2: Control Register 2

Register Name: CR2 Register Address: 0x02

bit7-RW-0	bit6-RW-1	Bit5-RW-1	Bit4-RW-1	bit3-RW-1	bit2-RW-0	bit1-RW-0	bit0-RW-0
DAC_DEEMP	DAC_	ADWL	ADC_	ADWL	ADC_HPF	Rese	erved

Bits	Field	Description					
7	DAC_DEEMP	DAC De-emphasize filter enable					
		0 = inactive					
		1 = enables the de-emphasis filter					
6:5	DAC_ADWL	Audio Data Word Length of DAC path					
		00 = 16-bit word length data					
		01 = 18-bit word length data					
		10 = 20-bit word length data					
		11 = 24-bit word length data					
4:3	ADC_ADWL	Audio Data Word Length of ADC path					
		00 = 16-bit word length data					
		01 = 18-bit word length data					
		10 = 20-bit word length data					
		11 = 24-bit word length data					
2	ADC_HPF	ADC High Pass Filter enable					
		0 = inactive					
		1 = enables the ADC High Pass Filter					
1:0	Reserved	These bits are not used, when read is 00.					

# 17.6.2.4 CR3: Control Register 3

Register Name: CR3 Register Address: 0x16

bit7-RW-1	bit6-RW-1	bit5-RW-0	Bit4-RW-0	bit3-RW-0	bit2-RW-0	bit1-RW-0	bit0-RW-0
SB_MIC1	SB_MIC2	SIDETONE1	SIDETONE2	MICDIFF	MICSTEREO	INS	EL

Bits	Field	Description				
7	SB_MIC1	Analog Microphone 1 (MIC1) Input conditioning circuitry power-down				
		mode.				
		0 = active				
		1 = power-down				
6	SB_MIC2	Analog Microphone 2 (MIC2) Input conditioning circuitry power-down				
		mode.				
		0 = active				
		1 = power-down				
5	SIDETONE1	Select Microphone 1 (MIC1) as an input of Mixer;				
		0 = Sidetone1 path ignored in input of the mixer				



		1 = Sidetone1 path selected as an input of the mixer						
		NOTE: It must configure in RECORD with Direct Playback mode. This						
		signal is also affected by MICSTEREO. Refer to its description.						
4	SIDETONE2	Select Micro	ophone 2 (N	/IIC2) as an	input of Mixer;	•		
		0 = Side	tone1 path	ignored in i	nput of the mixer			
		1 = Side	tone1 path	selected as	an input of the m	ixer		
		NOTE: It mu	ust configur	e in RECOI	RD with Direct Pla	yback mode. This		
		signal is als	o affected b	y MICSTE	REO. Refer to its	description.		
3	MICDIFF	Microphone	input mode	e selection.				
		0= Micropho	one single-e	ended input	S			
		1= Micropho		•				
2	MICSTEREO	Microphone		· · · · · · · · · · · · · · · · · · ·				
		0= Micropho	one mono ir	nnute				
		1= Micropho		•				
		1 - Wildrophic	Jile Stereo I	Inputs	Left channel input of	Right channel input of		
		SIDETONE1	SIDETONE2	MICSTEREO	Mixer	Mixer		
		0	0	X	None	None		
				0	MIC1	MIC1		
		1	0	1	MIC2	MIC1		
		0	4	0	MIC2	MIC2		
		0	1	1	MIC1	MIC2		
		1	1	Х	MIC1 & MIC2	MIC1 & MIC2		
1:0	INSEL	Selection of the input signal converted by the ADC;						
		00 = Microphone 1 (MIC1) input to left and right channels						
		01 = Microphone 2 (MIC2) input to left and right channels						
		10 = Line input						
		11 = Mixer o	•					

### NOTE:

- This register should keep the reset value 11000000 in REPLAY mode.
- Please refer to section <u>2.8 CODEC Operating modes</u>.

# 17.6.2.5 CCR1: Control Clock Register 1

Register Name: CCR1 Register Address: 0x03

bit7-RW-0 bit6-RW-0 Bit5-RW-0 bit4-RW-0 bit3-RW-0 bit2-RW-0 bit1-RW-0 bit0-RW-0

Reserved CONFIG4

Bits	Field	Description				
7:4	Reserved	This bits are not used				
3:0	CONFIG4 These bits must be clear to 0000.					

### NOTE:



- 1. This register should keep the reset value 00000000
- 2. The CONFIG4 value 0000 means CODEC use the inter 12Mhz clock.

# 17.6.2.6 CCR2: Control Clock Register 2

Register Name: CCR2 Register Address: 0x04

bit7-RW-0	bit6-RW-0	Bit5-RW-0	bit4-RW-0	bit3-RW-0	bit2-RW-0	bit1-RW-0	bit0-RW-0
DFREQ					AFF	REQ	

Bits	Field	Description
7:4	DFREQ	Selection of the DAC sampling rate (Fs)
		NOTE: The sampling frequency value is given in the FREQ[3:0] table
3:0	AFREQ	Selection of the ADC sampling rate (Fs)
		NOTE: The sampling frequency value is given in the FREQ[3:0] table

Note: Please refer to section 2.4 Sample frequency: FREQ.

# 17.6.2.7 PMR1: Power Mode Register 1

Register Name: PMR1 Register Address: 0x05

bit7-RW-1	bit6-RW-1	Bit5-RW-1	bit4-RW-1	bit3-RW-1	bit2-RW-1	bit1-RW-1	bit0-RW-1
SB_DAC	SB_OUT	SB_MIX	SB_ADC	SB_LIN	Rese	erved	SB_IND

Bits	Field	Description
7	SB_DAC	DAC power-down mode
		0 = active
		1 = power-down
6	SB_OUT	Output Stage power-down mode
		0 = active
		1 = power-down
5	SB_MIX	Mixer and line output stage power-down
		0 = active
		1 = power-down
4	SB_ADC	ADC power-down mode
		0 = active
		1 = power-down
3	SB_LIN	Analog line Input (Bypass) conditioning circuitry power-down mode
		0 = active
		1 = power-down
2:1	Reserved	These bits are not used, when read is 11.
0	SB_IND	Mixer to ADC circuitry power-down mode
		0 = active



	1 = power-down	
--	----------------	--

Note: Please refer to section <u>2.8 CODEC Operating modes</u>.

# 17.6.2.8 PMR2: Power Mode Register 2

Register Name: PMR2 Register Address: 0x06

	bit7-RW-0	bit6-RW-0	bit5-RW-0	bit4-RW-0	bit3-RW-0	bit2-RW-0	bit1-RW-1	bit0-RW-1
Ī	LRGI	RLGI	LRGOD	RLGOD	GIM	SB_MC	SB	SB_SLEEP

Bits	Field	Description
7:6	LRGI, RLGI	PGATM input gain coupling.
		00 = Left and right channels gains are independent, respectively
		given by GIL and GIR
		10 = Left and right channels gain is given by GIR
		01 = Left and right channels gain is given by GIL
		11 = Left and right channels gain is given by GIR
5:4	LRGOD, RLGOD	DAC mixing gain coupling
		00 = Left and right channels gains are independent, respectively
		given by GODL and GODR
		10 = Left and right channels gain is given by GODR
		01 = Left and right channels gain is given by GODL
		11 = Left and right channels gain is given by GODR
3	GIM	Microphone (MIC1) amplifier gain control
		0 = 0 dB gain
		1 = 20 dB gain
2	SB_MC	Output Stage common mode buffer power-down
		0 = active (capacitor less headphone output configuration)
		1 = power-down (line output configuration)
1	SB	Complete power-down mode
		0 = normal mode (active)
		1 = complete power-down
0	SB_SLEEP	SLEEP mode
		0 = normal mode (active)
		1 = SLEEP mode

#### Note:

- 3. Please refer to section 2.8 CODEC Operating modes, 2.3.1 Programmable boost gain: GIM
- 4. Please refer to section <u>2.9.3 Capacitor-coupled headphone connection</u>, <u>2.9.2 Capacitor-less headphone connection</u> for SB\_MC setting.



# 17.6.2.9 CRR: Control Ramp Register

Register Name: CRR Register Address: 0x07

bit7-RW-0	bit6-RW-1	bit5-RW-0	bit4-RW-1	bit3-RW-0	bit2-RW-0	bit1-RW-0	bit0-RW-1
Reserved	RATIO			KFAST		TRE	SH

Bits	Field	Description			
7	Reserved	This bit are not used, when read is 0.			
6:5	RATIO	Ratio between fast and slow steps			
		00 = Ratio is 1			
		01 = Ratio is 2			
		10 = Ratio is 4 (default)			
		11 = Ratio is 8			
4:2	4:2 KFAST Factor for step time in fast slope part				
		000 = KFast is 1			
		001 = KFast is 2			
		010 = KFast is 4			
		011 = KFast is 8			
		100 = KFast is 16 (default)			
		101 = Kfast is 32			
1:0	TRESH	Threshold between fast and slow slope parts			
		00 = Threshold is 0			
		01 = Threshold is 32 (default)			
		10 = Threshold is 64			
		11 = Threshold is 128			

#### Note:

- 3. This register should keep the reset value 01010001(51) for reduce pop-noise.
- 4. Please refer to section <u>2.6 Ramping system guide</u> for details.



# 17.6.2.10 ICR: Interrupt Control Register

Register Name: ICR Register Address: 0x08

Bit7-RW-0	bit6-RW-0	bit5-RW-1	bit4-RW-1	bit3-RW-1	bit2-RW-1	bit1-RW-1	bit0-RW-1
INT_F	ORM	JACK_MASK	CCMC_MASK	RUD_MASK	RDD_MASK	GUD_MASK	GDD_MASK

Bits	Field	Description
7:6	INT_FORM	Waveform and polarity of the IRQ signal
		00 = The generated IRQ is a high level
		01 = The generated IRQ is a low level
		10 = The generated IRQ is a high level pulse with an 8 SYS_CLK
		cycles duration.
		11 = The generated IRQ is a low level pulse with an 8 SYS_CLK
		cycles duration.
5	JACK_MASK	Mask for the JACK_EVENT flag
		0 = interrupt enabled
		1 = interrupt masked (no IRQ generation)
4	CCMC_MASK	Mask for the CCMC flag
		0 = interrupt enabled
		1 = interrupt masked (no IRQ generation)
3	RUD_MASK	Mask for the RAMP_UP_DONE flag
		0 = interrupt enabled
		1 = interrupt masked (no IRQ generation)
2	RDD_MASK	Mask for the RAMP_DOWN_DONE flag
		0 = interrupt enabled
		1 = interrupt masked (no IRQ generation)
1	GUD_MASK	Mask for the GAIN_UP_DONE flag
		0 = interrupt enabled
		1 = interrupt masked (no IRQ generation)
0	GDD_MASK	Mask for the GAIN_DOWN_DONE flag
		0 = interrupt enabled
		1 = interrupt enabled 1 = interrupt masked (no IRQ generation)
	l	. Interrupt macroa (no ma goneration)

#### NOTE:

- 1. When an interrupt is masked, the event do not generates any change on the IRQ signal, but the corresponding flag value is set to '1' in the IFR register.
- 2. When the IRQ signal is active on level, the IRQ signal is set to the inactive level while no IRQ occurs, which is unmasked.



- 3. When the IRQ signal is a pulse, the IRQ signal is set to the inactive state until a new non-masked event occurs in IFR[5:0] or until a masked event is unmasked.
- 4. When using CODEC Interrupt, it must set AIC.I2SCR.ESCLK to 1 and AIC.AICFR.ENB to 1.
- 5. CODEC Interrupt is sharing with AIC Interrupt.
- 6. That Writing IFR by reading current IFR value will clear all interrupt flag values.

# 17.6.2.11 IFR: Interrupt Flag Register

Register Name: IFR Register Address: 0x09

bit7-RW-0	Bit6-R-0	bit5-RW-0	bit4-R-0	bit3-RW-0	bit2-RW-0	bit1-RW-0	bit0-RW-0
Reserved	JACK	JACK_EVENT	CCMC	RAMP_UP	RAMP_DOW	GAIN_UP	GAIN_DOWN
				_ DONE	N_ DONE	_DONE	_DONE

Bits	Field	Description
7	Reserved	These bits are not used, when read is 000.
6	JACK	Output Jack plug detection status
		0 = no jack
		1 = output jack present.
5	JACK_EVENT	Event on output Jack plug detection status.
		0 = no event
		1 = event detected (due to JACK flag change to '0' or '1').
		Write 1 to Reset of the flag
4	CCMC	Output short circuit detection status – Reserved for future use
		Read
		0 = inactive
		1 = indicates that a short circuit has been detected by the output
		stage.
		The conditions that reset the flag are only in the capacitor-less
		headphone-ended outputs mode. AOHPL and AOHPR are driven
		through Programmable Gain Amplifiers/Attenuators.
		Write 1 to Update of the flag
3	RAMP_UP_DONE	End of output stage ramp up flag
		0 = no event
		1 = the ramp-up sequence is completed; Output Stage is active.
		Write 1 to Reset of the flag
2	RAMP_DOWN_DO	End of output stage ramp down flag
	NE	0 = no event
		1 = the ramp-down sequence is completed; Output Stage in
		stand-by mode.
		Write 1 to Reset of the flag
1	GAIN_UP_DONE	End of mute gain up sequence flag
		0 = no event



		1 = the mute sequence is completed; the DAC input signal is transmitted to the DAC path.  Write 1 to Reset of the flag
0	GAIN_DOWN_DO NE	End of mute gain down sequence flag  0 = no event  1 = the mute sequence is completed; a 0 DC signal is transmitted to the DAC path.  Write 1 to Reset of the flag

#### Note:

- 1- The flags RAMP\_UP\_DONE, RAMP\_DOWN\_DONE, GAIN\_UP\_DONE and GAIN DOWN DONE can be reset after 4 cycles of SYS CLK.
- 2- Interpretation of any unspecified point is absolutely up to the designer of analog part, so it is need to pay a attention to using this flags in section <u>2.8.9 Operation sequences</u>.

### 17.6.2.12 CGR1: Control Gain Register 1

Register Name: CGR1 Register Address: 0x0A

bit7-RW-0	bit6-RW-0	Bit5-RW-0	bit4-RW-0	bit3-RW-0	bit2-RW-0	Bit1-RW-0	bit0-RW-0
	GC	DL			GO	DR	

Bits	Field	Description
7:4	GODL	DAC mixing left channel gain programming value
3:0	GODR	DAC mixing right channel gain programming value

#### Note:

Please refer to section <u>2.3.4 Programmable attenuation GOD</u> for more details.

# 17.6.2.13 CGR2: Control Gain Register 2

Register Name: CGR2 Register Address: 0x0B

bit7-RW-0	bit6-RW-0	Bit5-RW-0	bit4-RW-0	bit3-RW-0	bit2-RW-1	Bit1-RW-0	bit0-RW-0
LRG01	RLG01	Reserved			GO1R		

Bits	Field	Description
7:6	RLGO1, LRGO1	Line 1 mixing gain coupling
		00 = Left and right channels gains are independent, respectively given by GO1L and GO1R
		10 = Left and right channels gain is given by GO1R
		01 = Left and right channels gain is given by GO1L
		11 = Left and right channels gain is given by GO1R
5	Reserved	This bit are not used, when read is 0.



4:0	GO1R	Line 1 mixing right channel gain programming value
-----	------	--

Note:

Please refer to section <u>2.3.4 Programmable attenuation GOi</u> for more details.

# 17.6.2.14 CGR3: Control Gain Register 3

Register Name: CGR3 Register Address: 0x0C

bit7-RW-0	bit6-RW-0	Bit5-RW-0	bit4-RW-0	bit3-RW-0	bit2-RW-1	bit1-RW-0	bit0-RW-0
	Reserved				GO1L		

Bits	Field	Description
7:5	Reserved	These bits are not used, when read is 000.
4:0	GO1L	Line 1 mixing left channel gain programming value

Note: Please refer to section <u>2.3.4 Programmable attenuation GOi</u> for more details.

# 17.6.2.15 CGR4: Control Gain Register 4

Register Name: CGR4 Register Address: 0x0D

bit7-RW-0	bit6-RW-0	Bit5-RW-0	Bit4-RW-0	bit3-RW-0	bit2-RW-1	bit1-RW-0	bit0-RW-0
RLGO2	LRGO2	Reserved			GO2R		

Bits	Field	Description
7:6	RLGO2, LRGO2	Microphone 1 mixing gain coupling
		<ul> <li>00 = Left and right channels gains are independent, respectively given by GO2L and GO2R</li> <li>10 = Left and right channels gain is given by GO2L</li> <li>01 = Left and right channels gain is given by GO2R</li> <li>11 = Left and right channels gain is given by GO2L</li> </ul>
5	Reserved	This bit are not used, when read is 0.
4:0	GO2R	Microphone 1 mixing right channel gain programming value.

Note: Please refer to section <u>2.3.4 Programmable attenuation GOi</u> for more details.

# 17.6.2.16 CGR5: Control Gain Register 5

Register Name: CGR5 Register Address: 0x0E

bit7-RW-0	bit6-RW-0	bit5-RW-0	Bit4-RW-0	bit3-RW-0	bit2-RW-1	bit1-RW-0	bit0-RW-0
Reserved					GO2L		

Bits	Field	Description
------	-------	-------------



7:5	Reserved	These bits are not used, when read is 000.
4:0	GO2L	Microphone 1 mixing left channel gain programming value

Note: Please refer to section <u>2.3.4 Programmable attenuation GOi</u> for more details.

# 17.6.2.17 CGR6: Control Gain Register 6

Register Name: CGR6 Register Address: 0x0F

bit7-RW-0	bit6-RW-0	bit5-RW-0	bit4-RW-0	bit3-RW-0	bit2-RW-1	Bit1-RW-0	bit0-RW-0
RLGO3	LRGO3	Reserved			GO3R		

Bits	Field	Description
7:6	RLGO3, LRGO3	Microphone 2 mixing gain coupling
		<ul> <li>00 = Left and right channels gains are independent, respectively given by GO3L and GO3R</li> <li>10 = Left and right channels gain is given by GO3R</li> <li>01 = Left and right channels gain is given by GO3L</li> </ul>
		11 = Left and right channels gain is given by GO3R
5	Reserved	This bit are not used, when read is 0.
4:0	GO3R	Microphone 2 mixing right channel gain programming value

NOTE:

Please refer to section 2.3.4 Programmable attenuation GOi for more details.

# 17.6.2.18 CGR7: Control Gain Register 7

Register Name: CGR7 Register Address: 0x10

bit7-RW-0	bit6-RW-0	bit5-RW-0	bit4-RW-0	bit3-RW-0	bit2-RW-1	bit1-RW-0	bit0-RW-0
	Reserved				GO3L		

Bits	Bits Field Description					
7:5	Reserved	These bits are not used, when read is 000.				
4:0	GO3L	Microphone 2 mixing left channel gain programming value.				

Note:

Please refer to section 2.3.4 Programmable attenuation GOi for more details.

# 17.6.2.19 CGR8: Control Gain Register 8



Register Name: CGR8 Register Address: 0x11

bit7-RW-0	bit6-RW-0	Bit5-RW-0	bit4-RW-0	bit3-RW-1	bit2-RW-0	Bit1-RW-1	bit0-RW-0
RLGO	LRGO	Reserved			GOR		

Bits	Field	Description				
7:6	RLGO, LRGO	Output stages gain coupling				
		00 = Left and right channels gains are independent, respectively given by GOL and GOR				
		10 = Left and right channels gain is given by GOR				
		01 = Left and right channels gain is given by GOL				
		11 = Left and right channels gain is given by GOR				
5	Reserved	This bit are not used, when read is 0.				
4:0	GOR	Output stage right channel gain programming value				

Note: Please refer to section <u>2.3.5 Programmable output amplifer: PGAT</u> for more details.

# 17.6.2.20 CGR9: Control Gain Register 9

Register Name: CGR9 Register Address: 0x12

bit7-RW-0	bit6-RW-0	bit5-RW-0	bit4-RW-0	bit3-RW-1	bit2-RW-0	bit1-RW-1	bit0-RW-0
	Reserved				GOL		

Bits	Field	Description			
7:5	Reserved	These bits are not used, when read is 000.			
4:0	GOL	Output stage left channel gain programming value			

Note: Please refer to section <u>2.3.5 Programmable output amplifer: PGAT</u> for more details.

# 17.6.2.21 CGR10: Control Gain Register 10

Register Name: CGR10 Register Address: 0x13

bit7-RW-0	bit6-RW-0	bit5-RW-0	bit4-RW-0	bit3-RW-0	bit2-RW-0	Bit1-RW-0	bit0-RW-0
	G	IR			G	IL	

Bits	Field	Field Description			
7:4	GIR	ADC right channel PGATM input gain programming value			
3:0	GIL	ADC left channel PGATM input gain programming value			

Note:

Please refer to section 2.3.2 Programmable input attenuation amplifer: PGATM for more details.



# 17.6.2.22 AGC1: Automatic Gain Control Register 1

Register Name: AGC1 Register Address: 0x17

bit7-RW-0 bit6-RW-0 bit5-RW-1 bit4-RW-1 bit3-RW-0 bit2-RW-1 bit1-RW-0 bit0-RW-0

AGC\_EN Reserved TARGET Reserved

Bits	Field	Description	
7	AGC_EN	Selection of the AGC system	
		0 = inactive	
		1 = enables the automatic level control	
6	Reserved	This bit are not used, when read is 0.	
5:2	TARGET	Target output level of the ADC	
		0000 = -6dB	
		0001 = -7.5 dB	
		by step of 1.5 dB	
		1111 = - 28.5dB	
1:0	Reserved	These bits are not used, when read is 00.	

Note: Please refer to section <u>2.7 AGC system guide</u> for more details.

# 17.6.2.23 AGC2: Automatic Gain Control Register 2

Register Name: AGC2 Register Address: 0x18

 bit7-RW-0
 bit6-RW-0
 bit5-RW-0
 bit4-RW-0
 bit3-RW-0
 bit2-RW-1
 bit1-RW-1
 bit0-RW-1

 NG\_EN
 NG\_THR
 HOLD

Bits	Field	Description	
7	NG_EN	Selection of the Noise Gate system	
		0 = inactive	
		1 = enables the noise gate system	
6:4	NG_THR	Noise Gate Threshold value	
		Input level (dB) < Noise Gate Level (dB)	
		000 = -72 dB	
		001 = -66 dB	
		by step of 6dB	
		111 = -30 dB	
3:0	HOLD	Hold time before starting AGC adjustment to the TARGET value	
		0000 = 0ms	
		0001 = 2 ms	
		0010 = 4 ms	
		Time Step x2	
		1111 = 32.768s	

Note: Please refer to section 2.7 AGC system guide for more details.



# 17.6.2.24 AGC3: Automatic Gain Control Register 3

Register Name: AGC3 Register Address: 0x19

bit7-RW-0 bit6-RW-1 bit5-RW-0 bit4-RW-0 bit3-RW-0 bit2-RW-1 bit1-RW-0 bit0-RW-0

ATK DCY

Bits	Field	Description
7:4	ATK	Attack Time - Gain Ramp Down
		0000 = 32 ms
		0001 = 64 ms
		by step of 32 ms
		1111 = 512 ms
3:0	DCY	Decay Time - Gain Ramp up
		0000 = 32 ms
		0001 = 64 ms
		by step of 32 ms
		1111 = 512 ms

#### Note:

1. DCY and ATK registers values are delays between each step of gain.

2. Please refer to section 2.7 AGC system guide for more details.

AGC4: Automatic Gain Control Register 4

Register Name: AGC4 Register Address: 0x1A

bit7-RW-0 bit6-RW-0 bit5-RW-0 bit4-RW-1 bit3-RW-1 bit2-RW-1 bit1-RW-1 bit0-RW-1

Reserved AGC\_MAX

Bits	Field	Description	
7	Reserved	These bits are not used, when read is 000.	
4:0	AGC_MAX	Maximum Gain Value to apply to the ADC path	
		00000 = 0  dB	
		00001 = 1.5dB	
		by step of 1.5dB	
		01111 = 22.5dB	
		10000 = 23 dB	
		10001 = 23 dB	
		10010 = 23 dB	
		10011 = 24.5dB	
		by step of 1.5dB	
		11111 = 42.5dB	

### Note:

Please refer to section <u>2.7 AGC system guide</u> for more details.



# 17.6.2.25 AGC5: Automatic Gain Control Register 5

Register Name: AGC5 Register Address: 0x1B

bit7-RW-0 bit6-RW-0 bit5-RW-0 bit4-RW-0 bit3-RW-0 bit2-RW-0 bit1-RW-0 bit0-RW-0

Reserved AGC\_MIN

Bits	Field	Description
7:5	Reserved	These bits are not used, when read is 000.
4:0	AGC_MIN	Maximum Gain Value to apply to the ADC path
		00000 = 0 dB
		00001 = 1.5dB
		by step of 1.5dB
		01111 = 22.5dB
		10000 = 23 dB
		10001 = 23 dB
		10010 = 23 dB
		10011 = 24.5dB
		by step of 1.5dB
		11111 = 42.5dB

Note:

Please refer to section <u>2.7 AGC system guide</u> for more details.

# 17.6.2.26 TR1: Test Register 1

Register Name: TR1 Register Address: 0x14

bit7-RW-0	bit6-RW-0	Bit5-RW-0	bit4-RW-0	bit3-RW-0	bit2-RW-0	bit1-RW-0	bit0-RW-0
STBYO	STBYI	TSTDAC	TSTADC	TEST	STOPULL	NOSC	FAST_ON

Bits	Field	Description	
7	STBYO	Analog output stage power down mode	
		0 in normal mode	
6	STBYI	Analog input stage power down mode	
		0 in normal mode	
5	TSTDAC	DAC analog test mode	
		0 in normal mode	
4	TSTADC	ADC analog test mode	
		0 in normal mode	
3	TEST	Test mode	
		0 in normal mode	



2	STOPULL	Disables the input circuitry starting system	
		0 in normal mode	
1	NOSC	Disable the output short circuit protection	
		0 in normal mode	
0	FAST_ON	Disables the pop reduction internal mechanisms	
		0 in normal mode	

### NOTE:

- 1. This is only used for testing. Change these value may cause damage.
- 2. This is a test register which value must clear to 00000000 as the reset value in the normal mode.

# 17.6.2.27 TR2: Test Register 2

Register Name: TR2 Register Address: 0x15

bit7-RW-1	bit6-RW-1	Bit5-RW-0	bit4-RW-0	bit3-RW-0	bit2-RW-0	bit1-RW-0	bit0-RW-0
FAENDAC	FAENADC	NENCOMP	Reserved	NODEM	HIPAS	NO_RST	UNSTBL

Bits	Field	Description			
7	FAENDAC	Flow adapter command control bit (DAC path)			
		0 = inactive			
		1 = enables the flow adapter working mode			
6	FAENADC	Flow adapter command control bit (ADC path)			
		0 = inactive			
		1 = enables the flow adapter working mode			
5	NENCOMP	Biasing bit control			
		0 in normal mode			
4	Reserved	This bit are not used, when read is 0.			
3	NODEM	DAC DEM control			
		0 in normal mode			
2	HIPAS	ADC NTF test control			
		0 in normal mode			
1	NO_RST	ADC auto reset control			
		0 in normal mode			
0	UNSTBL	ADC instability status			
		0 = reset of the status bit			

### NOTE:

- 9. This is only used for testing. Change these value may cause damage.
- 10. This is a test register which value must set to 11000000 as the reset value in the normal mode.



### 17.6.3 Programmable gains

This section helps you to configure the programmable gain amplifier in the CODEC.

Internal signal VREFP is connected to AVDCDC Pin and internal signal VREFN is connected to AVSCDC Pin.

In this section, VREF equals to (VREFP - VREFN).

### 17.6.3.1 Programmable boost gain: GIM

In the same way, the following table gives the relation between the gain and the input level for the microphone input amplifier when GI = 0000

GIM	Gain value (dB) Maximum input amplitude	
0	0	0.85*VREF
1	20	0.085*VREF

Note:

- 1. Maximum analog input amplitude value is given in Vpp differential.
- Maximum analog input amplitude is referenced as Full Scale (FS). After conversion, the
  corresponding digital code of the output value varies from 0x7FFF down to 0x8000 for a 16-bit
  word. When the analog input amplitude is greater than FS, the dynamic characteristics are not
  guaranteed.

### 17.6.3.2 Programmable input attenuation amplifier: PGATM

The gain of PGATM may be programmed through GI[3:0]. The value of the gain is programmable from 0 to 22.5dB with a pitch of 1.5dB.

The gain and input levels are obtained according to the following table:

GI[3:0]	Decimal	Gain (dB)	Maximum input amplitude
0000	0	0	0.85*VREF
0001	1	1.5	0.715*VREF
0010	2	3	0.602*VREF
0 0 1 1	3	4.5	0.506*VREF
0100	4	6.0	0.426*VREF
0101	5	7.5	0.358*VREF
0110	6	9.0	0.302*VREF
0111	7	10.5	0.254*VREF
1000	8	12.0	0.214*VREF
1001	9	13.5	0.180*VREF
1010	10	15.0	0.151*VREF
1011	11	16.5	0.127*VREF
1100	12	18.0	0.107*VREF



1101	13	19.5	0.090*VREF
1110	14	21.0	0.076*VREF
1111	15	22.5	0.064*VREF

#### Note:

The last column of the table gives the maximum analog input to be applied on the MICi inputs. The value is given in Vpp differential. These values refer to the external voltage reference VREF equals to (VREFP – VREFN). The voltage levels depend on the VREF voltage.

# 17.6.3.3 Programmable attenuation: GOi

The attenuation of analog bypass path may be programmed independently for each channel through GO1L[4:0], GO1R[4:0], GO2L[4:0], GO3L[4:0], GO3R[4:0]. The value of the gain is programmable from +6 to –22.5dB with a constant pitch as below.




Figure 17-3 GOi values

The gain and output levels are obtained according to the following table:

Goi[4:0]	Decimal Value	Gain (dB)	Maximal input amplitude	Maximal output amplitude						
00000	0	+6.0	0.425*VREF	0.71*VREF						
0 0 0 0 1	1	+4.5	0.506*VREF	0.71*VREF						
00010	2	+3.0	0.602*VREF	0.71*VREF						
00011	3	+1.5	0.715*VREF	0.71*VREF						
00100	4	+0	0.85*VREF	0.71*VREF						
00101	5	-1.5	0.85*VREF	0.597*VREF						
00110	6	-3.0	0.85*VREF	0.503*VREF						
00111	7	-4.5	0.85*VREF	0.423*VREF						
01000	8	-6.0	0.85*VREF	0.356*VREF						
01001	9	-7.5	0.85*VREF	0.299*VREF						
01010	10	-9.0	0.85*VREF	0.252*VREF						
01011	11	-10.5	0.5 0.85*VREF 0.212*VRE				-10.5 0.85*VREF 0.212*V			
01100	12	-12.0	0.85*VREF	0.178*VREF						



01101	13	-13.5	0.85*VREF	0.150*VREF
01110	14	-15.0	0.85*VREF	0.126*VREF
01111	15	-16.5	0.85*VREF	0.106*VREF
10000	16	-18.0	0.85*VREF	0.089*VREF
10001	17	-19.5	0.85*VREF	0.075*VREF
10010	18	-21.0	0.85*VREF	0.063*VREF
10011	19	-22.5	0.85*VREF	0.053*VREF
	•••	-22.5	0.85*VREF	0.053*VREF
11111	31	-22.5	0.85*VREF	0.053*VREF

#### Note:

- 0 Maximal input amplitude and output amplitude value is Vpp single-ended.
- 1 Maximal input amplitude is the maximal value at input of Mixer on one of analog bypass or sidetone paths with no signal on DAC path.
- 2 Maximal output amplitude is the maximal value at output of Headphone, with no signal on DAC path.

# 17.6.3.4 Programmable attenuation: GOD

The attenuation of DAC path may be programmed independently for both channels through the pins GODL[3:0] and GODR[3:0]. The value of the gain is programmable from 0 to –22.5dB with a constant pitch as below.

GOD[3:0]	Decimal	Gain (dB)	Output amplitude [*2]
0000	0	0	0.71*VREF
0 0 0 1	1	-1.5	0.597*VREF
0010	2	-3.0	0.502 * VREF
0011	3	-4.5	0.423*VREF
0100	4	-6.0	0.356*VREF
0 1 0 1	5	-7.5	0.299*VREF
0110	6	-9.0	0.252*VREF
0111	7	-10.5	0.212*VREF
1000	8	-12.0	0.178*VREF
1001	9	-13.5	0.150*VREF
1010	10	-15.0	0.126*VREF
1011	11	-16.5	0.106*VREF
1100	12	-18.0	0.089*VREF
1101	13	-19.5	0.075*VREF
1110	14	-21.0	0.063*VREF
1111	15	-22.5	0.053*VREF

#### Note:

1. Output amplitude value is Vpp single-ended.



2. Output amplitude value is the value at output of headphone, for maximal amplitude 0.85\*VREF (Vpp single-ended) at input of Mixer on DAC path, and no signal on Bypass path.

### 17.6.3.5 Programmable output amplifier: PGAT

The attenuation of PGAT may be programmed independently for the both channels through the registers bits GOL[4:0] and GOR[4:0]. The value of the gain is programmable from +4.5 to -33.5dB with a variable pitch as below:




Figure 17-4 GO values

The gain and output levels are obtained according to the following table:

GO[4:0]	Decimal	Gain (dB)	Maximal PGAT input amplitude [*1]	Maximal PGAT output amplitude(*1)
00000	0	+4.5	0.425*VREF	0.71*VREF
00001	1	+4.0	0.451*VREF	0.71*VREF
00010	2	+3.5	0.478*VREF	0.71*VREF
00011	3	+3.0	0.506*VREF	0.71*VREF
00100	4	+2.5	0.536*VREF	0.71*VREF
00101	5	+2.0	0.568*VREF	0.71*VREF
00110	6	+1.5	0.602*VREF	0.71*VREF
00111	7	+1.0	0.637*VREF	0.71*VREF
01000	8	+0.5	0.675*VREF	0.71*VREF
01001	9	-0.5	0.757*VREF	0.71*VREF
0 1 0 10	10	-1.5	0.85*VREF	



2 4 2 4 4				
01011	11	-2.5	0.85*VREF	
01100	12	-3.5	0.85*VREF	
01101	13	-4.5	0.85*VREF	
01110	14	-5.5	0.85*VREF	
01111	15	-6.5	0.85*VREF	
10000	16	-7.5	0.85*VREF	
10001	17	-8.5	0.85*VREF	
10010	18	-9.5	0.85*VREF	
10011	19	-10.5	0.85*VREF	0.251*VREF
10100	20	-11.5	0.85*VREF	0.225*VREF
10101	21	-13.5	0.85*VREF	0.178*VREF
10110	22	-15.5	0.85*VREF	
10111	23	-17.5	0.85*VREF	
11000	24	-19.5	0.85*VREF	
11001	25	-21.5	0.85*VREF	
11010	26	-23.5	0.85*VREF	
11011	27	-25.5	0.85*VREF	
11100	28	-27.5	0.85*VREF	
11101	29	-29.5	0.85*VREF	
11110	30	-31.5	0.85*VREF	0.023*VREF
11111	31	-33.5	0.85*VREF	0.017*VREF

#### Note:

- 1. Maximal PGAT input amplitude and output amplitude value is Vpp single-ended.
- 2. If the gain set to the value which is in the table cells in gray background, it may generated slight POP noise.

When the values of GO inputs are changed, the analog output amplitude is stabilized after about 1ms. The last column of the table gives the analog output voltage delivered on the AOHPL, AOHPR outputs and corresponding to a digital input at FS (Full Scale). The value is given in Vpp single-ended. These values refer to the external voltage reference VREF equals to (VREFP – VREFN). The voltage levels depend on the VREF voltage.

### 17.6.4 Sampling frequency: FREQ

The sampling frequency value is given in the FREQ[3:0] table below.

FREQ [3:0]	Sampling Rate (Fs)
0000	96kHz
0001	48kHz
0010	44.1kHz
0011	32kHz



24kHz
22.05kHz
16kHz
12kHz
11.025kHz
9.6kHz
8kHz

#### Note:

The sampling rate settings are the same as 8khz from 1010 to 1111, so the setting of FREQ from 1011 to 1111 could be ignored.

### 17.6.5 Programmable data word length

The Data Word Length block (DWL) allows selecting the length of the input data and of the output data between 24-/20-/18-/16-bit thanks to CR2.DAC\_ADWL and CR2.ADC\_ADWL (respectively for the DAC and ADC paths) in accordance with the following table:

*ADWL[1:0]	Word length
0 0	16-bit word length data
0 1	18-bit word length data
10	20-bit word length data
11	24-bit word length data

The size of the buses is always 24 bits, but the input/output data only use the number of MSB programmed with ADWL. The LSB are considered as '0' in input and set to '0' in output. The capability to use a data word length of 16 bits is kept for compatibility with standard applications.

#### 17.6.6 Ramping system guide

An internal mechanism is used to reduce output glitches when the headphone stage enters or leaves the power-down mode.

When the SB\_OUT is set to '1', the headphone output voltages (AOHPL, AOHPR, and AOHPM) are slowly decreased in the same time from AVDHP/2 down to 0. The output ramp waveform is programmable thanks to the CRR register.

When the SB\_OUT is set to '0', the headphone output voltages (AOHPL, AOHPR, and AOHPM) are slowly increased in the same time from 0 to AVDHP/2.




An interrupt request is sent when the ramp completes.

Do not change the level of SB\_OUT as long as the sequence due to the previous change is not complete or working not guaranteed.

In order to prevent audible glitch, it is required to power-down the output stage (SB\_OUT=1) before changing the type of output load (capacitor less load or capacitor coupled load) with SB\_MC.

The ramp time depends on the RATIO, KFAST and TRESH that are located in CRR register. CRR.RATIO set the Ratio; CRR.KFAST means the fast ratio and set the K<sub>fast</sub>; CRR.TRESH means the threshold and set the TH.



Note:

when CRR.TRESH = 11, the counter stays 2\*Tslowstep on 127 at the middle of the falling and 2\*Tslowstep on 128 at the middle of the rising.

The step count unit clock cycle length is called  $T_{step}$ ,  $T_{step}$  = 39.16us at SYS\_CLK = 12MHz. If using the CRR reset value, the default Ramp Time duration is 224ms, and should keep this value.

The time parameters is calculate by the following formulas and finally get the total ramp time T<sub>ramp</sub>

Step time on fast part = 
$$K_{fast} * T_{step}$$
  
Step time on slow part = Ratio \*  $K_{fast} * T_{step}$   
 $T_{faststep} = K_{fast} * T_{step}$   
 $T_{slowstep} = Ratio * K_{fast} * T_{step}$   
 $T_{ramp} = K_{fast} * T_{step} * (256 - 2 * TH) + R * K_{fast} * T_{step} * 2 * TH$ 



### 17.6.7 AGC system guide

For the microphone input to ADC path, an Automatic Gain Control (AGC) system allows to optimize the signal swing at the input of the ADC.




Figure 17-6 AGC Function Block Diagram

The AGC circuit compares the output of the ADC to a level and increases or decreases the gain of the microphone preamplifier to compensate. The full dynamic range of the ADC can be used automatically if the audio from the microphone is to be output digitally through the ADC.

The AGC\_EN register bit enables the AGC system. If using the AGC system, CR3.INSEL must be clear to 00.

If not using AGC system, AGC1.AGC\_EN must be clear 0.

The AGC system is used at the MIC input, and the Cut Frequency of HPF filter is 300 Hz.

If the AGC system is enabled, the system of gain control will directly assign the values of the gains GIL, GIR (shown as G in Figure 2-4 AGC Function Block Diagram) of the PGATM and GIM of the MIC boost stage.

#### 17.6.7.1 AGC operating mode

The AGC system adapts the gain stages (PGATM and MIC boost stage) in order to best reach a setting target that AGC1.TARGET sets the desired ADC output range level. The limits of the gain variation are set by AGC4.AGC\_MAX and AGC5.AGC\_MIN.

The AGC system should not alter the dynamic content of the signal, so AGC system is continuously adapting the gain to fit the target level. The hold time between two consecutives gain adjustments is modifiable by the AGC2.HOLD register value.

After this hold time, there are two conditions:

- a) If the output level is lower than AGC1.TARGET, the gain is increased step by step in accordance to the AGC3.DCY register value.
- b) If the output level is higher than AGC1.TARGET, the gain is decreased step by step in accordance to the AGC3.ATK register value.



The following figure illustrates the behavior of AGC system:





Figure 17-7 AGC adjusting waves

AGC system has a noise-gating feature to prevent gain increasing when no signal or small signal is present at the input, which is enabled using the AGC2.NG\_EN register bit. And the noise gate threshold is set by the AGC2.NG\_THR register value.





The following graph summarizes the operations and shows more details.

Figure 17-8 AGC adjust areas

The areas from A to E is deferent working area of AGC system, which is listing below:

- If the signal level is in this critical area: the AGC system decreases quickly the gain at the input of the ADC until the signal goes under the critical threshold.
- If the signal level remains in this area after the HOLD delay: the AGC system decreases the gain at the input of the ADC until the signal reaches the target area with a slope defined by AGC3.ATK register value.
- If the signal level is in this area: the AGC system does not perform gain adjustment.
- If the signal level remains in this area after the HOLD delay: the AGC system increases gain at the input of the ADC until the signal reach the target area with a slope defined by AGC3.DCY register value.
- If the signal level is in this range: the AGC system considers the signal as noise and does not perform gain adjustment.



### 17.6.8 CODEC Operating modes

Different operating modes are available:

Power-up mode: During power on time, CODEC is in this mode.

Reset mode: When NRST is low, CODEC is in this mode.

Soft mute mode: When CR1.DAC\_MUTE is 1, CODEC is in this mode. Complete Power-down mode: After RESET, CODEC is in this mode. SLEEP modes: When PMR2.SB SLEEP is 1, CODEC is in this mode.

Normal mode: When CODEC is not in above mode, it is in this mode. This mode has three modes:

RECORD mode, REPLAY mode, RECORD\_REPLAY mode.

The power diagram is shown below.




Figure 17-9 CODEC Power Diagram

There are many power parts of CODEC. Any part could be powered down independently.



#### 17.6.8.1 Power-On mode and Power-Off mode

When the power supply ramps up, hiCODlv-9001-2G enters the power-on mode. During the reset, the CODEC is put in stand-by in order to reduce audible pops.

The CODEC doesn't handle the power supply ramp down on itself. The software has to turn the CODEC in complete stand-by mode before the power supply starts to ramp down.

#### 17.6.8.2 RESET mode

The reset input signal is asynchronous; the reset minimum duration is one SYS\_CLK cycle. During the power-up mode and system reset, the CODEC goes into Reset mode.

After system reset the CODEC will exit Reset mode and go to STANDBY mode.


#### NOTE:

- 1. Except during the power-up mode, do NOT perform any reset in order to avoid audible pops.
- 2.Resetting the CODEC during normal operating mode will turn instantaneously the CODEC in STANDBY mode. This will lead to generate a large audible pop.

#### **17.6.8.3 STANDBY mode**

CODEC goes to STANDBY mode when the SB register bit equals '1', and all functions including ADC path, DAC path and analog references will stop and whole CODEC is shutdown for saving power. CODEC is complete down in this mode.

During the STANDBY mode, the power consumption is reduced to a minimum, so it is also called Complete Power-Down mode. When SB is set to '0', CODEC leaves the STANDBY mode. It is necessary to wait some time before the CODEC references settle. This time is called Tsbyu.



The typical value of T<sub>sbvu</sub> is 250ms, maximizes 500ms(TBC).

#### 17.6.8.4 Soft Mute mode

Soft Mute mode is used in order to reduce audible parasites when before the DAC enters or after leaves the Normal mode. Set the CR1.DAC\_MUTE register bit to 1, it will go to Soft Mute mode.

Set CR1.DAC\_MUTE to 1 puts the DAC in Soft Mute mode. The CODEC decreases progressively the digital gain from 0dB to  $-\infty$ . When the gain down sequence is completed, the signal of the DAC is equal to 0 whatever the value of the digital input data is. Then CODEC generates an interrupt and if ICR.GDD\_MASK is 0, and set IFR.GAIN\_DOWN\_DONE register bit to 1.



During Soft Mute mode, the DAC is still converting but the output final voltages (AOL, AOR) are equal to VREF/2, so the differential of the Headphone voltage is zero that cause no sound output.




Figure 17-10 Gain up and gain down sequence

In the opposite, when CR1.DAC\_MUTE is set to 0, the DAC leaves the Soft Mute mode by increasing progressively the digital gain from  $-\infty$  to 0dB. When the gain up sequence is completed, the DAC returns in Normal mode. The CODEC then generates an interrupt and if ICR.GDD\_MASK is 0, and set IFR.GAIN UP DONE register bit to 1.

After exiting Soft Mute mode, the DAC output will flow the DAC input data, and there is sound in the Headphone.

The duration of gain down and gain up sequences are nearly independent of Fs as shown below:

Fs(kHz)	Time(ms)	Fs(kHz)	Time(ms)	Fs(kHz)	Time(ms)
96	17.72	24	17.25	11.025	17.73
48	17.72	22.05	17.73	9.6	17.98
44.1	17.73	16	17.25	8	17.25
32	17.96	12	17.25		

#### Note:

- 1. Do NOT change the value of DAC\_MUTE while the effect of the previous change is not reached, or the working is not guaranteed.
- 2. Do NOT enter in stand-by mode while the gain sequence is not completed, or the working is not guaranteed.

#### 17.6.8.5 Power-Down mode and SLEEP mode

Twelve stand-by inputs allow putting independently the different parts of CODEC into Power-Down mode.



### 17.6.8.6 Working modes summary

Different working modes are sum-up in the following table (non exhaustive table):

١	Working Mode	SB	SB_SLEEP	SB_DAC	SB_MIX	SB_OUT	SB_MC	SB_ADC	SB_MICBIAS	SB_LIN	SB_MIC1	SB IND	INSEL[1:0]	DACSEL	BYPASS	SIDETONE1	MICSTEREO		DAC_MUTE
0. Reset / Pow	ver-On / Power_Off (After)	1	1	1	1	1	0	1	1	1	1	1	00	1	0	0	0	0	1
1. STANDBY		1	-	1	-	1	-	1	-	1	-	-	-	1	-	-	-	-	-
2. SLEEP		0	1	1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
3. RECORD	Mono mic1 input	0	0	1	-	-	-	0	-	-	0	-	00	-	-	-	0	-	-
3. RECORD	Line input	0	0	1	-	-	-	0	-	0	-	-	10	-	1	-	-	-	-
	DAC to headphone	0	0	0	0	0	0	-	-	-	-	-	-	1	0	0	-	0	0
4 DEDLAY	Line to headphone	0	0	1	0	0	0	-	-	0	-	-	-	0	1	0	-	0 0 1 0 0 0 0 0 - 0 0 - 0 0 - 0 0 - 0 0 - 0 0 - 0 0 - 0 0 - 0 0 - 0 0 - 0 0	-
4. REPLAY	Mic1 to headphone	0	0	1	0	0	0	-	-	-	0	-	-	0	0	1	0		-
	All inputs mix to headphone	0	0	0	0	0	0	-	0	0	0	-	-	1	1	1	-		0
	Playback with Record from Mic1	0	0	0	0	0	0	-	-	-	-	-	-	1	0	0	-	0	0
	Playback with Record from Line	0	0	0	0	0	0	-	-	-	-	-	-	1	0	0	-	0	0
5.RECORD_ REPLAY	Playback with Record from Mic1, Mixer	0	0	0	0	0	0	-	-	-	-	-	-	1	0	0	-	0	0
	Playback with Record from Line, Mixer	0	0	0	0	0	0	-	-	-	-	-	-	1	0	0	-	0	0
	Playback with Record from Mic1 with playback	0	0	0	0	0	0	-	-	1	1	-	-	1	0	0	-	0	0
Mixer outpo	ut	0	0	-	0	-	-	0	-	-	-	0	11	-	-	-	-	-	-
6. "Default mo	de" (for test)	0	0	0	0	0	0	0	1	0	1	1	00	1	0	0	0	0	0

Note:

- The '-' means don't care this bit, but most of them should be set to 1 for reduce power.

# 17.6.8.7 SYS\_CLK turn-off and turn-on

The main clock of CODEC is called SYS\_CLK, which is generated in CPM module and called cpm\_i2s\_sysclk.

During the SLEEP mode and the complete power-down mode, the main clock SYS\_CLK may be



stopped to reduce the power consumption to the leakage currents only. In other modes, the main clock SYS CLK must not be stopped.

The main clock SYS\_CLK must not be stopped until CODEC has reached the complete power-down mode and must be restarted before leaving the power-down mode.

#### 17.6.8.8 Requirements on mixer and PGATM inputs selection and power-down modes

The following rules must be respected in order not to damage performances and to keep the functionality:

- If SB\_LIN is set to 1, BYPASS must be equal to 0.
- If SB MIC1 or SB MIC2 is set to 1, SIDETONE1 and MICSTEREO must be equal to 0.
- If SB\_DAC is set to 1, DACSEL must be equal to 0.

#### 17.6.8.9 Anti-pop operation sequences

The main idea of this section is to describe the sequences to perform to minimize the audible pop to the minimum for the headphone output.

Due to the large number of stand-by combinations and to be the most flexible, the handling of the sequence from one working mode to another is left to the software. So for helping the software designer in this task, some specific sequences are automatically performed by CODEC and an interrupt mechanism (IRQ signal and associated registers) warns the application when these sequences end.

### 17.6.8.9.1 Initialization and configuration

To use the embedded CODEC with AIC, several AIC registers should be set up the below register of AIC before start the CODEC:

AICFR.ICDC = 1

AICFR.AUSEL = 1

AICFR.BCKD = 0

AICFR.SYNCD = 0

I2SCR.AMSL = 0

I2SCR.ESCLK = 1

#### 17.6.8.9.2 Start up sequence

This sequence is from Power-on mode to CODEC REPLAY mode.

The intent of the following sequence is to prevent for large audible glitches due to the system start-up with the CODEC.

Before this sequence, setup the AIC properly.






Figure 17-11 Start up sequence

### Note:

- 1 The sequences in blue are manually handled by the software.
- 2 The sequences in black are automatically handled by the CODEC.

### A, Initial state:

The power supply is off.

B, Power supply ramp up:

The RESET of CODEC is '0' during system reset or other form reset.

C, Starting of CODEC reference:

The software turns the CODEC on SLEEP mode by clearing SB register bit to 0.

D: Turns on the DAC:

After waiting the Tsbyu duration (for example, on event generated by a timer at the software level),



the application turns on the DAC by clearing SB\_SLEEP and SB\_DAC register bits to 0

#### E, Ramp up cycle:

After waiting 1ms (TBC), the software turns on the mixer and the headphone output stages by clearing SB\_MIX, SB\_OUT to 0.

#### F, IRQ generation:

Once the ramp up cycle completes, the CODEC sets the RAMP\_UP\_DONE flag to 1 and generates an interrupt.

#### G, IRQ handling and gain up cycle:

The software handles the interrupt and resets the RAMP\_UP\_DONE flag and releases the mute of the DAC by clearing DAC\_MUTE register bit to 0.

In the same time, the software sends valid audio data to the DAC.

### H, IRQ generation:

Once the gain up cycle completes, the CODEC sets the GAIN\_UP\_DONE flag to 1 and generates an interrupt.

#### I, IRQ handling and active mode:

The software handles the interrupt and resets the GAIN\_UP\_DONE flag The DAC is now fully activated.

The sequence from C to I can be used to switch from the Stand-by mode to the active mode such as REPLAY mode.


The sequence from D to I can be used to switch from the SLEEP mode to the active mode such as REPLAY mode.

### 17.6.8.9.3 Shutdown sequence

This sequence is from CODEC REPLAY mode to STANDBY mode.

The intent of the following sequence is to prevent for large audible glitches due to the system shutdown with the CODEC.





### Note:

- 1. The sequences in blue are handled by the software.
- 2. The sequences in black are automatically handled by the CODEC.

#### A: Initial state:

It's a long time after the power supply on; CODEC is in REPLAY mode and DAC is activated.

#### B. Gain down cycle:

The software activates the mute of the DAC by setting DAC\_MUTE register bit to 1; Once the gain down cycle completes, the CODEC sets the GAIN\_DOWN\_DONE flag to '1' and generates an interrupt.

### C, IRQ handling and ramp down cycle:

The software handles the interrupt and resets the GAIN\_DOWN\_DONE flag; The software then turns off DAC output stage by setting SB\_OUT register bit to 1.

### D, IRQ generation:

Once the ramp down cycle completes, the CODEC sets the RAMP\_DOWN\_DONE flag to '1' and generates an interrupt.

#### E, IRQ handling:

The software handles the interrupt and resets the RAMP\_DOWN\_DONE flag;

The software turns off the DAC by setting SB\_MIX, SB\_DAC register bits to 1;

The software turns off the CODEC by setting the SB\_SLEEP, SB register bits to 1.

### F, Ideal:



Now, the CODEC is in STANDBY Mode.



### 17.6.9 Circuits design suggestions

This section lists a few PCB design suggestions with difference using mode.

### 17.6.9.1 Avoid quiet ground common currents

#### 17.6.9.1.1 References pins


To work properly, CODEC requires few additional external components.

CODEC includes an internal voltage reference based on a resistive potential divider connected between AVDCDC and AVSCDC. For a correct working, it is required to connect two decoupling capacitor (10µF tantalum and 100nF ceramic) called Cext between the pins VREF and AVSCDC.

### 17.6.9.1.2 Power supply pins

CODEC analog power supplies require external decoupling capacitors. For each power supply, one 100nF ceramic has to be used. The ceramic capacitor has to be kept as close as possible to IC package (closer than 0.2 inch). One tantalum has to be used to decouple the analog power supply provided to the CODEC. Its value depends on the power supply generator; its typical value is between 1uF and 10uF. Ideally use separate ground planes for analog and digital parts.

Connect all ground pins with thick traces to power plane in order to ensure lowest impedance connections.



### 17.6.9.2 Capacitor-less headphone connection

Figure 17-13 Capacitor-less connection

The AOHPL and AOHPR pins are applied directly to the loads. The ground of the headphone is connected to AOHPM.

The DC value of the signal AOHPL or AOHPR equals to AVDCDC/2.

AOHPM and AOHPMS have to be connected together as close as possible of the headphone connector.



### 17.6.9.3 Capacitor-coupled headphone connection




Figure 17-14 Capacitor-coupled connection

The AOHPL and AOHPR pins are connected to the headphone through an external bypass capacitor which is a DC blocking capacitors.

This capacitor is called  $C_L$ . When the headphone resistance  $R_L$  is 16 Ohm,  $C_L$  equals 200 uF to 1 uF. The DC value of the signal AOHPL or AOHPR equals to AVDCDC/2.

The ground of the headphone is connected to AVSCDC.

### 17.6.9.4 Microphone connection

This section is talking about single-ended microphone connection with single-ended microphone input.

Specific value of resistor (R, commonly from 2.2 kOhm to 4.7 kOhm) and Vmicbias (usually from 1 to 2V or more) depends on the selected EC (Electret Condenser) microphone.

The 1nf decoupling capacitance removes high frequency noise of the chip.

Setting SB\_MIC1/SB\_MIC2 to 1 will close microphone input path for saving power, also setting SB\_MICBIAS to 1 will close MICBIAS stage and the MICBIAS output voltage will be zero.




Figure 17-15 MIC connection with MICBIAS



MICBIAS output voltage scales with AVDCDC, equals to 5/6\*AVDCDC (typical 2.75v). MICBIAS output current is 4mA max.

MICBIAS output noise is 40uVrms max.

Of cause, If there is more accurate V<sub>MICBIAS</sub> off the chip, should use the circuit shown below:





Figure 17-16 MIC connection with external V<sub>MICBIAS</sub>


This configuration is better suited for microphone with single wire + shielding.



The AVSCDC Pin is connected the analog quiet reference ground in the chip (refers to <u>2.9.5 Grounds</u> <u>and analog signal references</u>). So the ground of MIC must be connected to AVSCDC using a star connection.

### 17.6.9.5 Description of the connections to the jack

When the jack is inserted, "sense" and "left" are disconnected. The "left" pin is connected to AOHPL, "right" pin is connected to AOHPR, and the "sense" pin is connected to HPSENSE.





### 17.6.9.6 Grounds and analog signal references

In order to limit the parasitic disturbances from the AVSHP output power supplies to inter VREFN quiet ground(which is using AVSCDC pin), should use the following principle to distribute the grounds.




Figure 17-17 Ground distributing

Minimize the values of the connections parasitic resistance Rpar1, Rpar2.

Take a special care for Rpar1 in order to limit the disturbance from the output stages (AVSHP) to the signal reference (VREFN).

The reference of the input signals must be connected to VREFN (quiet ground which using the AVSCDC pin) using a star connection.

In the chip, The AVSHP and AVSCDC pin is very close, so could connect together with out this reference, please refer to 2.9.6 PCB considerations.



### 17.6.9.7 PCB considerations

The reference PCB design is shown below:




Figure 17-18 the bottom corner of chip PCB Layer

C1, C2, C3, C4 and C5 are defined in section 2.9.7 Required external components.

This is just an example reference. You should change and select the PCB layer and route with your design constraints.

### 17.6.9.8 Required external components

The following table summarizes the external components required for a proper working of CODEC, except those used for the analog input and output signals.

Name	Description	Typical Value	Unit
C1	Ceramic reference decoupling capacitor. Cext	100	nF
C2	Tantalum reference decoupling capacitor. Cext	4.7	uF
C3	Tantalum analog power supply decoupling capacitor	1 to 10	uF
C4	Ceramic AVDCDC decoupling capacitor.	100	nF
C5	Ceramic inter signal VREFP decoupling capacitor (1)	100	nF
C6	Ceramic AVDHP decoupling capacitor. Not Used in <u>2.9.6 PCB</u> considerations.	100	nF
C7	MICBIAS decoupling capacitor, Refer to <u>2.9.4 Microphone connection</u> .	1	uF



# 18 SAR A/D Controller

### 18.1 Overview

The A/D embedded in this processor is a CMOS low-power dissipation 12bit SAR analog to digital converter. It operates with 3.3/1.8V power supply. Circuits needed by touch screen function and battery voltage measurement are also included.

The SAR A/D controller is dedicated to control A/D to work at three different modes: Touch Screen (measure pen position and pen down pressure), Battery (check the battery power), and SADCIN (external ADC input). Touch Screen can transfer the data to memory though the DMA or CPU. Battery and SADCIN can transfer the data to memory though CPU.

Features: 6 Channels

Resolution: 12-bit

Integral nonlinearity:  $\pm 0.5$  LSB Differential nonlinearity:  $\pm 0.4$  LSB Resolution/speed: up to12bit 187.5ksps

Max Frequency: 8.0MHz Power-down current: 1uA

Support touch screen measurement (Through pin XP, XN, YP, YN)

Support voltage measurement (Through pin PBAT)

Support external SAR-ADC input (Through pin SADCIN)

Separate Channel Conversion Mode

Single-end and Differential Conversion Mode

Auto X/Y, X/Y/Z and X/Y/Z1/Z2 position measurement

### 18.2 Pin Description

**Table 18-1 SADC Pin Description** 

Name	I/O	Description
XN	Al	Touch screen analog differential X- position input
YN	Al	Touch screen analog differential Y- position input
XP	Al	Touch screen analog differential X- position input
YP	Al	Touch screen analog differential Y- position input
ADIN0 (PBAT)	Al	Analog input for VBAT measurement
ADIN1 (SADCIN)	Al	External SAR-ADC input



**ADCLK** 

### 18.3 Register Description

In this section, we will describe the registers in SAR A/D controller. Following table lists all the register definitions. All registers' 32bit addresses are physical addresses. And detailed function of each register will be described below.

Name Description RW **Reset Value** Address **Access Size ADENA** RW 0x00 0x10070000 8 ADC Enable Register **ADCFG** 0x0002000C 0x10070004 32 **ADC Configure Register** RW **ADCTRL ADC Control Register** RW 0x3F 0x10070008 8 ADSTATE **ADC Status Register** RW 0x00 0x1007000C 8 **ADSAME** RW 0x0000 0x10070010 16 ADC Same Point Time Register **ADWAIT** 0x0000 RW 0x10070014 16 ADC Wait Time Register ADTCH RW 0x00000000 ADC Touch Screen Data Register 0x10070018 32 **ADBDAT** ADC PBAT Data Register RW 0x0000 0x1007001C 16 **ADSDAT** RW 0x0000 ADC SADCIN Data Register 0x10070020 16 **ADFLT** RW 0x0000 16 0x10070024 ADC Filter Register

RW

0x0000000

0x10070028

32

**Table 18-2 SADC Register Description** 

### 18.3.1 ADC Enable Register (ADENA)

The register ADENA is used to trigger A/D to work.

ADC Clock Divide Register



Bits	Name	Description	RW
7	ADEN*1	A/D Enable Control. (Only used in test mode)	RW
		Check the channel function of ADC. When A/D finish sampling the data,	
		ADEN will be cleared by hardware auto.	
		0: disable	
		1: enable	
6	ENTR_SLP	Enter SLEEP Mode Control.	RW
		Set this bit to 1 to initiate a process of entering the SLEEP mode. When the	



		Touch Screen is ready to enter the SLEEP mode. ENTR_SLP will be	
		cleared by hardware auto.	
5	EXIT_SLP	Exit SLEEP Mode Control.	RW
		Set this bit to 1 to initiate a process of exiting the SLEEP mode. After the	
		Touch Screen has exited from the SLEEP mode. EXIT_SLP will be cleared	
		by hardware auto.	
4:3	Reserved	These bits always read 0, and written are ignored.	R
2	TCHEN*2	Touch Screen Enable Control.	RW
		0: disable	
		1: enable	
1	PBATEN*2	PBAT Enable Control.	RW
		Sample the voltage of battery, PBATEN can be set to 1 no matter TCHEN is	
		disable or enable, and when the voltage of battery is ready. PBATEN will be	
		cleared by hardware auto.	
0	SADCINEN*2	SADCIN Enable Control.	RW
		Sample SADCIN, SADCINEN can be set to 1 no matter TCHEN is disable	
		or enable, and when SADCIN is ready, SADCINEN will be cleared by	
		hardware auto.	

#### Note:

- \*1. When ADEN is set to 1, other bits cannot be set to 1 at the same time. This mode only used in test mode.
- \*2. ENTR\_SLP, TCHEN, PBATEN and SADCINEN can be set to 1 at the same time. The priority of the three mode is SADCIN > PBAT > ENTR\_SLP > TCH.

# 18.3.2 ADC Configure Register (ADCFG)

The register ADCFG is used to configure the A/D.

	ADCFG 0x									100	007	004																				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SPZZ	EX_IN					Re	sen	ved						DNUM		DMA_EN	***	A12		SNUM				Reserved			BAT_MD			CIMID	
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0

Bits	Name	Description	RW
31	SPZZ*1	The X <sub>d</sub> Y <sub>d</sub> Z <sub>m</sub> Z <sub>n</sub> of different point measure can be different.	RW
		But the $X_d Y_d Z_m Z_n$ of the same point measure can be same or different.	
		0: The $X_d Y_d Z_m Z_n$ of the same point measure is all the same.	
		$(X_dY_dZ1Z2, X_dY_dZ1Z2, X_dY_dZ1Z2, X_dY_dZ1Z2 X_dY_dZ1Z2)$	
		1: The X <sub>d</sub> Y <sub>d</sub> Z <sub>m</sub> Z <sub>n</sub> of the same point measure maybe different.	
		$(X_dY_dZ1Z2, X_dY_dZ3Z4, X_dY_dZ3Z4, X_dY_dZ1Z2 X_dY_dZ1Z2)$	



30	EX_IN	Choose extern	nal driver o	or internal drive	er.	RW						
		0: X <sub>s</sub> Y <sub>s</sub> or X <sub>s</sub> Y										
		1: X <sub>d</sub> Y <sub>d</sub> or X <sub>d</sub> Y	-									
		It is no use for										
		It is no use wh										
		It is useful wh	s useful when ADCFG.XYZ = 00/01.									
29:19	Reserved	These bits alv	vays read (	), and written a	are ignored.	R						
18:16	DNUM				is the virtual value.	RW						
		Default: = 3'b(		·								
		DNU	JM		Number							
		3'b000		Reserved								
		3'b001		The virtual va	alue is the 2 <sup>nd</sup> sampled data							
		3'b010			alue is the 3 <sup>rd</sup> sampled data							
		3'b011			alue is the 4 <sup>th</sup> sampled data							
		3'b100			alue is the 5 <sup>th</sup> sampled data							
		3'b101			alue is the 6 <sup>th</sup> sampled data							
		3'b110			alue is the 7 <sup>th</sup> sampled data							
		3'b111			alue is the 8 <sup>th</sup> sampled data							
15	DMA_EN		used as To		CMD=1100), DMA_EN is used as	RW						
		follows:										
		0: The sample	e data is re	ad by CPU								
		1: The sample		-								
14:13	XYZ				ode (CMD=1100), XYZ is used as	RW						
		follows:			,							
		XYZ	Measure	(EX_IN = 1)	Measure (EX_IN = 0)							
		00	$X_d \rightarrow Y_d$	<u> </u>	$X_s \rightarrow Y_s$							
		01	$X_d \rightarrow Y_d \rightarrow$	Z <sub>s</sub>	$X_s \rightarrow Y_s \rightarrow Z_s$							
		10	$X_d \rightarrow Y_d \rightarrow$	Z1 <sub>d</sub> →Z2 <sub>d</sub>	$X_d \rightarrow Y_d \rightarrow Z1_d \rightarrow Z2_d$							
			or		or							
			$X_d \rightarrow Y_d \rightarrow$	Z3 <sub>d</sub> →Z4 <sub>d</sub>	$X_d \rightarrow Y_d \rightarrow Z3_d \rightarrow Z4_d$							
		11	Reserve	d	Reserved							
12:10	SNUM	The number of	f repeated	sampling one	point. When A/D is used as Touch	RW						
		Screen (CMD	=1100), SN	NUM is used a	s follows:							
		SNUM			Number							
		000	1									
		001	2									
		010	3									
		011	4									
		100	5									
		101	6									
		110	8									
	I	I	<del>                                     </del>									



9:5	Reserved	These bits alwa	ys read 0, and written are ignored	l.	R							
4	BAT_MD	When AD is use	ed as PBAT measure the following	channel mode can be	RW							
		chose to measu	nose to measure the battery power.									
		0: PBAT (full ba	PBAT (full battery voltage>=2.5V)									
		1: PBAT (full ba	ttery voltage<2.5V)									
3:0	CMD	CMD is used to	D is used to choose the current sample command when adc_en_r is set R\									
		to 1 (single char	nnel test mode).									
		CMD	Function	Reference mode								
		0000	Measure X Position (X-plate is	Single-end								
			driven by external DC power)									
		0001	Measure Y Position (Y-plate is	Single-end								
			driven by external DC power)									
		0010	Measure X Position	Differential								
		0011	Measure Y Position	Differential								
		0100	Measure Z1 Position	Differential								
		0101	Measure Z2 Position	Differential								
		0110	Measure Z3 Position	Differential								
		0111	Measure Z4 Position	Differential								
		1000	Measure Touch Pressure Z	Single-end								
		1001	Measure PBAT (>=2.5V)	Single-end								
		1010	Measure PBAT (<2.5V)	Single-end								
		1011	Measure SADCIN	Single-end								
		1100	INT_PEN enable, this mode is t	he default value.								
		1101~1111	Reserved									

### Note\*1:

 $X_s,\,Y_s,\,Z_s$  means the reference mode of X, Y, Z is single-end mode.


X<sub>d</sub>, Y<sub>d</sub>, Z1<sub>d</sub>, Z2<sub>d</sub>, Z3<sub>d</sub>, Z4d means the reference mode of X, Y, Z1, Z2, Z3, Z4 is differential mode.

When you measure Xs you need to make sure that X-plate is driven by external DC power.

When you measure Ys you need to make sure that Y-plate is driven by external DC power.

### 18.3.3 ADC Control Register (ADCTRL)

The register ADCTRL is used to control A/D to work.





7:6	Reserved	These bits always read 0, and written are ignored.	R
5	SLPENDM	In SLEEP mode pen down interrupt mask.	RW
		0= enabled	
		1= masked	
4	PENDM	Pen down interrupt mask.	RW
		0= enabled	
Ì		1= masked	
3	PENUM	Pen up interrupt mask.	RW
		0= enabled	
		1= masked	
2	DTCHM	Touch Screen Data Ready interrupt mask.	RW
		0= enabled	
		1= masked	
1	DRDYM	Data ready interrupt mask. (ADCEN = 1)	RW
		PBAT data ready interrupt mask.	
		0= enabled	
		1= masked	
0	SRDYM	SADCIN Data Ready interrupt mask.	RW
		0= enabled	
		1= masked	

### 18.3.4 ADC Status Register (ADSTATE)

The register ADSTATE is used to keep the status of A/D.




Bits	Name	Description	RW
7:6	Reserved	These bits always read 0, and written are ignored.	R
5	SLPEND	In SLEEP mode pen down interrupt flag. Write 1 to this bit, the	RW
		bit will clear this bit.	
		1: active	
		0: not active	
4	PEND	Pen down interrupt flag. Write 1 to this bit, the bit will clear this	RW
		bit.	
		1: active	
		0: not active	



3	PENU	Pen up interrupt flag. Write 1 to this bit, the bit will clear this bit.	RW
		1: active	
		0: not active	
2	DTCH	Touch screen data ready interrupt flag. Write 1 to this bit, the	RW
		bit will clear this bit.	
		1: active	
		0: not active	
1	DRDY	Data ready interrupt flag when ADCEN = 1.	RW
		PBAT data ready interrupt flag. Write 1 to this bit, the bit will	
		clear this bit.	
		1: active	
		0: not active	
0	SRDY	SADCIN Data ready interrupt flag. Write 1 to this bit, the bit will	RW
		clear this bit.	
		1: active	
		0: not active	


### 18.3.5 ADC Same Point Time Register (ADSAME)

The register ADSAME is used to store the interval time between repeated sampling the same point. The clock frequency of the counter is about 1/10us.



### 18.3.6 ADC Wait Pen Down Time Register (ADWAIT)


The register ADWAIT is used to store the interval time of wait pen down. And the register can be used as the interval time among the different point. The clock frequency of the counter is about 1/10us.





### 18.3.7 ADC Touch Screen Data Register (ADTCH)

The read-only ADTCH is corresponded to 2x32 bit FIFO, it keep the sample data for touch screen. 0~11 bits are data, 15 bit is data type. 16~27 bits are data, 31 bit is data type. When write to the register, DATA will be clear to 0.



Bits	Name	Description	RW
31	TYPE1	Type of the Touch Screen Data1.	RW
		When A/D is used as Touch Screen, ADCFG.XYZ=10	
		TYPE1=1: $X_d \rightarrow Y_d \rightarrow Z1 \rightarrow Z2$	
		TYPE1=0: $X_d \rightarrow Y_d \rightarrow Z3 \rightarrow Z4$	
		When A/D is used as Touch Screen, ADCFG.XYZ=00 or XYZ=01,	
		TYPE1=0.	
30:28	Reserved	These bits always read 0, and written are ignored.	R
27:16	TDATA1	The concert data of touch screen A/D.	RW
15	TYPE0	Type of the Touch Screen Data2.	RW
		When A/D is used as Touch Screen, ADCFG.XYZ=10	
		TYPE0=1: $X_d \rightarrow Y_d \rightarrow Z1 \rightarrow Z2$	
		TYPE0=0: $X_d \rightarrow Y_d \rightarrow Z3 \rightarrow Z4$	
		When A/D is used as Touch Screen, ADCFG.XYZ=00 or XYZ=01,	
		TYPE0=0.	
14:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	TDATA0	The concert data of touch screen A/D.	RW

### Note:

(1) When A/D is used as Touch Screen, EX\_IN=0 and ADCFG.XYZ=00.

The format of touch screen data is as follows:

	Type1	Reserved	Data1	Type0	Reserved	Data0
0	1	000	Y <sub>s</sub>	0	000	X <sub>s</sub>

(2) When A/D is used as Touch Screen, EX IN=1 and ADCFG.XYZ=00.

The format of touch screen data is as follows:

Type1 Reserved	Data1	Type0	Reserved	Data0
----------------	-------	-------	----------	-------



			,		
	000	1/	_	000	<b>V</b>
10	000	Yd	10	000	Xd
_		- u	_		u

(3) When A/D is used as Touch Screen, EX\_IN=0 and ADCFG.XYZ=01.

The format of touch screen data is as follows:

Type1	Reserved	Data1	Type0	Reserved	Data0
0	000	Ys	0	000	X <sub>s</sub>
0	000	000000000000	0	000	Z <sub>s</sub>

Users need to read twice to get the whole data. The first time reading gets the data  $Y_s$  and  $X_s$ . The second time reading gets the data  $Z_s$ . The relation between "touch pressure" and " $Z_s$ " are inverse ratio.

(4) When A/D is used as Touch Screen, EX\_IN=1 and ADCFG.XYZ=01

The format of touch screen data is as follows:

Type1	Reserved	Data1	Type0	Reserved	Data0
0	000	$Y_d$	0	000	$X_d$
0	000	000000000000	0	000	Z <sub>s</sub>

Users need to read twice to get the whole data. The first time reading gets the data  $Y_d$  and  $X_d$ . The second time reading gets the data  $Z_s$ . The relation between "touch pressure" and " $Z_s$ " are inverse ratio.

(5) When A/D is used as Touch Screen, ADCFG.XYZ=11,TYPE=1

The format of touch screen data is as follows:

Type1	Reserved	Data1	Type0	Reserved	Data0
1	000	$Y_d$	1	000	$X_d$
1	000	Z2 <sub>d</sub>	1	000	Z1 <sub>d</sub>

Users need to read twice to get the whole data. The first time reading gets the data  $Y_d$  and  $X_d$ . The second time reading gets the data  $Z2_d$  and  $Z1_d$ .

The touch pressure measurement formula is as follows: (You can use formula 1 or formula 2.)

$$R_{\text{TOUCH}} = R_{\text{X-Plate}} \bullet \frac{\text{X-Position}}{4096} \left( \frac{Z_2}{Z_1} - 1 \right)$$
 (1)\*1

$$R_{\text{TOUCH}} = \frac{R_{\text{X-Plate}} \bullet \text{X-Position}}{4096} \left(\frac{4096}{Z_1} - 1\right) - R_{\text{Y-Plate}} \bullet \left(1 - \frac{\text{Y-Position}}{4096}\right)$$
 (2)\*1

(6) When A/D is used as Touch Screen, ADCFG.XYZ=11,TYPE=0

The format of touch screen data is as follows:

Type1	Reserved	Data1	Type0	Reserved	Data0
-------	----------	-------	-------	----------	-------



0	000	Y <sub>d</sub>	0	000	X <sub>d</sub>
0	000	Z4 <sub>d</sub>	0	000	Z3 <sub>d</sub>

Users need to read twice to get the whole data. The first time reading gets the data  $Y_d$  and  $X_d$ . The second time reading gets the data  $Z4_d$  and  $Z3_d$ .

The touch pressure measurement formula is as follows: (You can use formula 3 or formula 4.)

$$R_{\text{TOUCH}} = R_{\text{Y-Plate}} \bullet \frac{\text{Y-Position}}{4096} \left( \frac{Z_4}{Z_3} - 1 \right)$$
 (3)

$$R_{\text{TOUCH}} = \frac{R_{\text{Y-Plate}} \bullet \text{Y-Position}}{4096} \left(\frac{4096}{Z_3} - 1\right) - R_{\text{X-Plate}} \bullet \left(1 - \frac{\text{X-Position}}{4096}\right) \tag{4}^{*1}$$

### Note\*1:

To determine pen or finger touch, the pressure of the touch needs to be determined. Generally, it is not necessary to have very high performance for this test; therefore, the 8-bit resolution mode is recommended (however, calculations will be shown here are in 12-bit resolution mode).

 $R_{X-plate}$ : Total X-axis resistor value (about  $200\Omega \sim 600\Omega$ )

 $R_{Y-plate}$ : Total Y-axis resistor value (about 200 $\Omega$ ~ 600 $\Omega$ )

X-Position: X-axis voltage sample value

Y-Position: Y-axis voltage sample value

Z1, Z2: Z1, Z2 voltage sample value

Z3, Z4: Z3, Z4 voltage sample value

### 18.3.8 ADC PBAT Data Register (ADBDAT)

The read-only ADBDAT is a 16-bit register, it keep the sample data of both "PBAT mode" and "Single channel check" mode. 0~11 bits are data.

ADBDAT													<b>0</b> x	100	<b>70</b> 0	1C
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R	lese	rve	d						BD	4TA	ı				
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
15:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	BDATA	Data of A/D convert when ADCEN = 1.	RW
		Data of PBAT A/D convert.	
		When write to the register, DATA will be clear to 0.	



When ADCCFG.BAT\_MD = 0 (full battery voltage>=2.5V), the measured voltage  $V_{BAT}$  is as follows:

$$V_{BAT} = \frac{BDATA}{4096} \bullet 7.5V$$

When ADCCFG.BAT\_MD = 1 (full battery voltage <2.5V), the measured voltage  $V_{BAT}$  is as follows:

$$V_{BAT} = \frac{BDATA}{4096} \bullet 2.5V$$

It is recommended to connect a capacitance of about 0.1uF near to pin ADIN0 to have a more stable battery measurement and better ESD protection.

### 18.3.9 ADC SADCIN Data Register (ADSDAT)

The read-only ADSDAT is a 16-bit register, it keep the sample data. 0~11 bits are data.




Bits	Name Description						
15:12	Reserved	These bits always read 0, and written are ignored.	R				
11:0	SDATA	Data of SADCIN A/D convert.	RW				
		When write to the register, DATA will be clear to 0.					

The measured voltage  $V_{SADICN}$  is as follows:

$$V_{SADCIN} = \frac{SDATA}{4096} \bullet 3.3V$$

### 18.3.10 ADC Filter Register (ADFLT)

ADC Filter Register ADFLT is used for filter out the no valid point for Touch Screen control.





Bits	Name	Description	RW
15	FLT_EN	Filter enable bit.	RW
		1: Filter function enable	
		0: Filter function disable	
14:12	Reserved	These bits always read 0, and written are ignored.	R
11:0	FLT_D	Filter Data.	RW


Note: When ADFLT.FLT\_EN is set to 1,

If (|Z2-Z1|> ADFLT.FLT\_D), X=Y=Z1=Z2=0;

If (|Z4-Z3|> ADFLT.FLT\_D), X=Y=Z3=Z4=0;

### 18.3.11 ADC Clock Divide Register (ADCLK)

The register ADCLK is used to set the A/D's clock dividing number.



Bits	Name	Description	RW
31:23	Reserved	These bits always read 0, and written are ignored.	R
22:16	CLKDIV_10	Dividing number to get 10us clock from ADC clock.	RW
		CLKDIV_10 = adc_clk / 100K - 1	
		0 ≤CLKDIV_10 ≤127	
15:6	Reserved	These bits always read 0, and written are ignored.	R
5:0	CLKDIV	Dividing number to get ADC clock from device clock.	RW
		The A/D works at the frequency between 500KHz and 8MHz.	
		If CLKDIV = N, Then the freq of adc_clk = dev_clk / (N+1).	
		0 ≤ N ≤ 63	

### 18.4 SAR A/D Controller Guide

The following describes steps of using SAR-ADC.

**18.4.1 Single Operation (**only used as a test mode to check the channel function**)** 

- (1) Set ADTCTL to 0x1f to mask all the interrupt of SADC.
- (2) Set ADCFG.CMD to choose one CMD;( 0000~1011)



- (3) Set ADCLK.CLKDIV and ADCCLK.CLKDIV 10 to set A/D clock frequency;
- (4) Set ADTCTL.PDEN to 0;
- (5) Set ADENA.ADEN to 1 to start A/D;
- (6) When ADSTATE.DRDY to 1, you can read the sample data from ADBDAT and ADENA.ADEN will be set to 0 auto.

### 18.4.2 A Sample Touch Screen Operation

(Pen Down → Sample some data of several points → Pen Up)

- (1) Set ADCTRL to 0x1f to mask all the interrupt of SADC.
- (2) Set DMA\_EN to choose whether to use DMA to read the sample data out or to use CPU to read the sample data out;
- (3) Set ADCFG.SPZZ, ADCFG.EX IN and ADCFG.XYZ to choose sample mode
  - 1:  $X_s \rightarrow Y_s$  (Single-end X $\rightarrow$ Single-end Y).
  - 2:  $X_d \rightarrow Y_d$  (Differential  $X \rightarrow$  Differential Y).
  - 3:  $X_s \rightarrow Y_s \rightarrow Z_s$  (Single-end  $X \rightarrow$  Single-end  $Y \rightarrow$  Single-end Z)
  - 4:  $X_d \rightarrow Y_d \rightarrow Z_s$  (Differential  $X \rightarrow$  Differential  $Y \rightarrow$  Single-end Z)
  - $5:X_d \rightarrow Y_d \rightarrow Z1_d \rightarrow Z2_d$  or  $X_d \rightarrow Y_d \rightarrow Z3_d \rightarrow Z4_d$  (Reference register ADCFG.SPZZ)
  - (Differential X→Differential Y→Differential Z1→Differential Z2 or Differential X→Differential Y→Differential Z3→Differential Z4,)
- (4) Set ADCLK.CLKDIV and ADCLK.CLKDIV\_10 to set A/D clock frequency;
- (5) Set ADWAIT to decide the wait time of pen down and the interval time between sampling different points. This time delay is necessary because when pen is put down or pen position change, there should be some time to wait the pen down signal to become stable.
- (6) Set ADSAME to decide the interval time between repeated sampling the same point. User can repeat sampling one point to get the most accurate data.
- (7) Set ADCTRL.PENDM to 0 to enable the pen down interrupt of touch panel;
- (8) Set ADENA.TCHEN to 1 to start touch panel;
- (9) When pen down interrupt happened, you should set ADCTRL.PENDM to 1 and clear ADSTATE.PEND to close pen down interrupt. Then you should clear ADSTATE.PENDU and set ADCTRL.PENUM to 0 to enable pen up interrupt.
- (10) When pen down interrupt happened, the SAR ADC is sampling data. When ADSTATE.DTCH to 1, user must read the sample data from ADTCH. The SAR ADC will not sample the next point until the whole data of the one point are read (no matter by CPU or DMA). If ADCFG.XYZ is mode one and mode two, user only needs to read once to get the whole data. In other modes, user needs to read twice to get the whole data.
- (11) Repeat 10 till pen up interrupt happened.
- (12) When pen up interrupt happened, you should set ADCTRL.PENUM to 1 and clear ADSTATE.PENU. Then you should clear ADSTATE.PEND and set ADCTRL.PENDM to 0 to enable pen down interrupt.
- (13) Wait pen down interrupt and repeat from 9.
- (14) When you want to shut down the touch screen, user can set the ADENA.TCHEN to 0. If the last point is not sampled completely, user can abandon it.



### 18.4.3 SLEEP mode Sample Operation

- (1) Set ADCLK.CLKDIV and ADCLK.CLKDIV\_10 to set A/D clock frequency.
- (2) Then you can set ADENA.ENTR\_SLP to 1. When the Touch Screen is ready to enter the SLEEP mode, ADENA.ENTR\_SLP will be cleared by hardware auto.
- (3) After that you should clear ADSTATE.SLPEND and set ADCTRL.SLPENDM to 0 to enable "in SLEEP mode pen down interrupt" and mask all other interrupts. Then you can execute the SLEEP instruction to enter the SLEEP mode.
- (4) When "in SLEEP mode pen down interrupt" happened, it will switch from the SLEEP mode to NORMAL. Then, you should set ADCTRL.SLPENDM to 1 and clear ADSTATE.SLPEND to close "in SLEEP mode pen down interrupt". And you should set ADENA.EXIT\_SLP to 1. When the Touch Screen has exited from the SLEEP mode, EXIT\_SLP will be cleared by hardware auto.
- (5) Then you can do any other operations.

### 18.4.4 PBAT Sample Operation

- (1) Set ADCLK.CLKDIV and ADCLK.CLKDIV\_10 to set A/D clock frequency.
- (2) Set ADCFG.CH\_MD to choose PBAT test mode channel.
- (3) Set ADENA.PBATEN to 1 to enable the channel.
- (4) When ADSTATE.DRDY = 1, you can read the sample data from ADBDAT. And the PBATEN will be set to 0 auto.

### 18.4.5 SADCIN Sample Operation

- (1) Set ADCLK.CLKDIV and ADCLK.CLKDIV 10 to set A/D clock frequency.
- (2) Set ADENA.SADCINEN to 1 to enable the channel.
- (3) When ADSTATE. SRDY = 1, you can read the sample data from ADSDAT. And the SADCINEN will be set to 0 auto.

#### Note:

Touch Screen mode can be interrupted by the PBAT and SADCIN mode and "In SLEEP mode pen down". And the priority is SADCIN > PBAT > ENTR\_SLP > TOUCH. If SADCINEN or PBATEN or ENTR\_SLP is set to 1 before or at the same time with TCHEN, SAR ADC will first work in SADCIN mode then in PBAT mode, then enter SLEEP mode and at last in touch screen mode (after exit SLEEP). If SADCINEN, PBATEN and ENTR\_SLP are set to 1 after the TCHEN, the SAR ADC will work in touch screen mode first and finish sampling the same point completely then turn to the SADCIN, PBAT or SLEEP mode. And return to touch screen mode.

#### 18.4.6 Use TSC to support keypad

SADC TSC function can apply to a keypad, if touch screen is not used. Suppose the keypad is a NxM matrix, where X direction has N key columns and Y direction has M key rows. Kij is used to indicate the key in ith column from left to right and jth row from bottom to top, where  $i=0\sim(N-1)$  and  $j=0\sim(M-1)$ . Figure 18-1 is a 6x5 keypad circuit. The blue color is for X direction network and pink color is for Y. The networks are composed by resistors and metal line. These two networks should be connected to



SADC 4 pins: XP/XN/YP/YN as illustrated in the figure. The gray circle is the key. When no key pressing, X network and Y network is open circuit. When a key is pressed, the X network and Y network is shorted under the key position.




Figure 18-1 6x5 keypad circuit

When SADC is in waiting for pen-down status (C=1100), the equivalent circuit is show in Figure 18-2. When the key is not pressed, XP is open and the PEN is pulled to VDDADC, which is logic 1. When the key Kij is pressed, the circuit is: VDDADC $\rightarrow$ (10k $\Omega$  resistor) $\rightarrow$ R<sub>XP</sub> $\rightarrow$ VSSADC.






Figure 18-2 Wait for pen-down (C=1100) circuit

Where

$$R_{XP} = \frac{(N-1)^{2} - i^{2}}{M \times (N-1-i) + 2i} \times R$$

$$R_{YN} = \frac{j \times (2M - 2 - j)}{N \times j + 2M - 2 - 2j} \times R$$

To ensure logic 0 at PEN in this case, following formula should be obeyed.

$$R_{XP} + R_{YN} + R_{XP0} + R_{YN0} \le 3k\Omega \tag{1}$$

It is suggested the value of N and M is as close to each other as possible. For  $N=2\sim20$ ,  $M=2\sim20$  and M=(N-1, N or N+1), we found

$$R_{YP} + R_{YN} < 2.7 \times R \tag{2}$$

After key pressing is found, the key Kij location, columns and row, should be measured by using C=0010 and C=0011 respectively. The equivalent circuits are show in Figure 18-3 and Figure 18-4, where

$$\begin{split} R_{X0} &= \frac{N-1}{M-1} \times R \\ R_{Y0} &= \frac{M-1}{N-1} \times R \\ R_{XNi} &= i \times R \\ R_{XPi} &= (N-1-i) \times R \\ R_{YNj} &= j \times R \\ R_{YPi} &= (M-1-j) \times R \end{split}$$






Figure 18-3 Measure X-position (C=0010) circuit




Figure 18-4 Measure Y-position (C=0011) circuit

So for Kij pressing, we should get ADC converted number Ni and Nj for i and j respectively.

$$Ni = \frac{R_{XN0} + \frac{i}{M}R}{R_{XN0} + \frac{N-1}{M}R + R_{XP0}} \times 4096$$

$$Nj = \frac{R_{yN0} + \frac{j}{N}R}{R_{yN0} + \frac{M-1}{N}R + R_{yP0}} \times 4096$$



It is required the resistor between XP and XN in case of C=0010, between YP and YN in case of C=0011, must be  $\geq$ 200  $\Omega$  and it better be  $\geq$ 500  $\Omega$ . Also consider the requirement in formula (1) and (2) above, we suggest to put  $R_{XP0} = R_{XN0} = R_{YP0} = R_{YN0} = 50 \Omega$  or  $100 \Omega$ , put  $R = 500 \Omega$  ~  $1k \Omega$ .

To use the keypad, the software should set:

```
ADENA.TCHEN = 1
ADCFG.EX_IN = 1
ADCFG.XYZ = 00
```

The operation is similar to touch screen.



# 19 MMC/SD CE-ATA Controller

#### 19.1 Overview

The MultiMediaCard (MMC) is a universal low cost data storage and communication media that is designed to cover a wide area of applications such as electronic toys, organizers, PDAs, smart phones, and so on.

The Secure Digital (SD) card is an evolution of MMC, It is specifically designed to meet the security, capacity, performance, and environmental requirements inherent in newly emerging audio and video consumer electronic devices. The physical form factor, pin assignment, and data transfer protocol are forward compatible with the MultiMediaCard with some additions. An SD card can be categorized as SD memory or SD I/O card, commonly known as SDIO. A memory card invokes a copyright protection mechanism that complies with the security of the SDMI standard and is faster and capable of higher memory capacity. The SDIO card provides high-speed data I/O with low-power consumption for mobile electronic devices.

For CE-ATA detail protocol, please referred to <a href="https://www.ce-ATA.org"><u>WWW.CE-ATA.ORG</u></a>

Features of the MSC Controller include the following:

- Fully compatible with the MMC System Specification version 4.2
- Fully compatible with the SD Memory Card Specification 2.0 and SD I/O Specification 1.0 with 1 command channel and 4 data channels
- Consumer Electronics Advanced Transport Architecture (CE-ATA version 1.1)
- 20-80 Mbps maximum data rate
- Support MMC data width 1bit ,4bit and 8bit
- Built-in programmable frequency divider for MMC/SD bus
- Maskable hardware interrupt for SDIO interrupt, internal status and FIFO status
- 32-entry x 32-bit built-in data FIFO
- Multi-SD function support including multiple I/O and combined I/O and memory
- IRQ supported enable card to interrupt MMC/SD controller
- Single or multi block access to the card including erase operation
- Stream access to the MMC card
- Supports SDIO read wait, interrupt detection during 1-bit or 4-bit access
- Supports CE-ATA digital protocol commands
- Support Command Completion Signal and interrupt to CPU
- Command Completion Signal disable feature
- The maximum block length is 4096bytes



### 19.2 Block Diagram

### **MSC Controller Block Diagram**




Figure 19-1 MMC/SD CE-ATA Controller Block Diagram



### 19.3 MMC/SD Controller Signal I/O Description

MSC and the card communication over the CMD and DATA line is base on command and data bit streams which are initiated by a start bit and terminated by a stop bit.

- Command: a command is a token, which starts an operation. A command is sent from MSC either to a single card (addressed command) or to all connected cards (broadcast command). A command is transferred serially on the CMD line. Each command token is preceded by a start bit ('0') and succeeded by an end bit ('1'). The total length is 48 bits and protected by CRC bits.

Bit 47 46 [45 : 40] [39 : 8] [7:1] 0 position Width (bits) 6 32 1 Χ 1 0 Χ Value Description Start Transmission Command argument CRC7 End bit bit bit index

**Table 19-1 Command Token Format** 

- Response: a response is a token which is sent from an addressed card, or (synchronously) from all connected cards, to MSC as an answer to a previously received command. A response is transferred serially on the CMD line. Response tokens have varies coding schemes depending on their content.
- Data: data can be transferred from the card to MSC or vice versa. Data is transferred via the data line. Data transfers to/from the SD Memory Card are done in blocks. Data blocks always succeeded by CRC bits. Single and multiple block operations are defined. Note that the Multiple Block operation mode is better for faster write operation. A multiple block transmission is terminated when a stop command follows on the CMD line. Data transfer can be configured by the MSC to use single or multiple data lines.

Table 19-2 MMC/SD Data Token Format

Description	Start bit	Data	CRC16	End bit
Stream Data	0	X	no CRC	1
Block Data	0	X	X	1



## 19.4 Register Description

The MMC-SD-CE\_ATA controller is controlled by a set of registers that the application configures before every operation. The Table 19-3 lists all the MSC registers.

Table 19-3 MMC/SD Controller Registers Description

Name	RW	Reset Value	Address	Access Size
MSC_CTRL0	W	0x0000	0x10021000	16
MSC_STAT0	R	0x00000040	0x10021004	32
MSC_CLKRT0	RW	0x0000	0x10021008	16
MSC_CMDAT0	RW	0x00000000	0x1002100C	32
MSC_RESTO0	RW	0x40	0x10021010	16
MSC_RDTO0	RW	0xFFFF	0x10021014	32
MSC_BLKLEN0	RW	0x0000	0x10021018	16
MSC_NOB0	RW	0x0000	0x1002101C	16
MSC_SNOB0	R	0x????	0x10021020	16
MSC_IMASK0	RW	0x00FF	0x10021024	32
MSC_IREG0	RW	0x0000	0x10021028	16
MSC_CMD0	RW	0x00	0x1002102C	8
MSC_ARG0	RW	0x00000000	0x10021030	32
MSC_RES0	R	0x????	0x10021034	16
MSC_RXFIFO0	R	0x???????	0x10021038	32
MSC_TXFIFO0	W	0x???????	0x1002103C	32
MSC_LPM0	RW	0x00000000	0x10021040	32
MSC_CTRL1	W	0x0000	0x10022000	16
MSC_STAT1	R	0x00000040	0x10022004	32
MSC_CLKRT1	RW	0x0000	0x10022008	16
MSC_CMDAT1	RW	0x00000000	0x1002200C	32
MSC_RESTO1	RW	0x40	0x10022010	16
MSC_RDTO1	RW	0xFFFF	0x10022014	32
MSC_BLKLEN1	RW	0x0000	0x10022018	16
MSC_NOB1	RW	0x0000	0x1002201C	16
MSC_SNOB1	R	0x????	0x10022020	16
MSC_IMASK1	RW	0x00FF	0x10022024	32
MSC_IREG1	RW	0x0000	0x10022028	16
MSC_CMD1	RW	0x00	0x1002202C	8
MSC_ARG1	RW	0x00000000	0x10022030	32
MSC_RES1	R	0x????	0x10022034	16
MSC_RXFIFO1	R	0x???????	0x10022038	32
MSC_TXFIFO1	W	0x???????	0x1002203C	32
MSC_LPM1	RW	0x00000000	0x10022040	32



# 19.4.1 MMC/SD Control Register (MSC\_CTRL)

	MSC_CTRL0 MSC_CTRL1																210 220	
	WISC_CIRLI														UX	100	220	JU
Bit			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Reserved	SEND_CCSD	SEND_AD_CCSD		R	ese	rve	d		EXIT_MULTIPLE	EXIT_TRANSFER	START_READWAIT	STOP_READWAIT	RESET	START_OP	STRPCL	
RST			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
15	SEND_CCSD	0 – clear bit	W
		1 – Send Command Completion Signal Disable (CCSD) to	
		CE_ATA device	
		when set, host sends CCSD to CE_ATA device. Software set the	
		bit only if current command is expecting CCS and interrupts are	
		enabled in CE_ATA devices. Once the CCSD pattern is sent to	
		device, host automatically clears the SEND_CCSD bit.	
14	SEND_AS_CCSD	0 – clear bit .	W
		1 – send internally generated stop after sending CCSD to	
		CE_ATA device.	
		When set, host automatically sends internally-generated STOP	
		command(CMD12) to CE_ATA device. After sending CMD12,	
		Auto Command Done (ACD) is set and generates interrupt to	
		CPU. After sending the CCSD, controller automatically clears the	
		SEND_AS_CCSD bit.	
13:8	Reserved		R
7	EXIT_MULTIPLE	If CMD12 or CMD52 (I/O abort) is to be sent to terminate multiple	W
		block read/write in advance, set this bit to 1.	
		0 – No effect.	
		1 – Exit from multiple block read/write.	
6	EXIT_TRANSFER	Only used for SDIO suspend/resume and MMC stream read.	W
		For SDIO, after suspend is accepted, set this bit with 1.	
		For MMC, after the expected number of data are received, set this	
		bit with 1.	
		0 – No effect.	
		1 – Exit from multiple block read/write after suspend is accepted,	
		or exit from stream read.	
5	START_READWAIT	Only used for SDIO ReadWait. Start the ReadWait cycle.	W



		0 – No effect.	
		1 – Start ReadWait.	
4	STOP_READWAIT	Only used for SDIO ReadWait. Stop the ReadWait cycle.	W
		0 – No effect.	
		1 – Start ReadWait.	
3	RESET	Resets the MMC/SD controller.	W
		0 – No effect.	
		0 – Reset the MMC/SD controller.	
2	START_OP	This bit is used to start the new operation. When starting the	W
		clock, this bit can be 1. When stopping the clock, this bit can only	
		be 0.	
		0 – Do nothing.	
		1 – Start the new operation.	
1:0	CLOCK_CONTROL	These bits are used to start or stop clock.	W
		00 – Do nothing.	
		01 – Stop MMC/SD clock	
		10 – Start MMC/SD clock	
		11 – Reserved	

# 19.4.2 MSC Status Register (MSC\_STAT)

	MS MS																														210 220	
Bit	31	30	29	28	27 2	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	AUTO_CMD_DONE						R	ESI	ΞR	VEC	O						IS_RESETTING	SDIO_INT_ACTIVE	PRG_DONE	DATA_TRAN_DONE	END_CMD_RES	DATA_FIFO_AFULL	IS_READWAIT	CLK_EN	DATA_FIFO_FULL	DATA_FIFO_EMPTY	CRC_RES_ERR	CRC_READ_ERROR	CDC WPITE EDDOD		TIME_OUT_RES	TIME_OUTREAD
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Bits	Name	Description	RW
31	AUTO_CMD_DONE	Indicate that the stop command (CMD12) that is internally	R
		generated by controller has finished.	
30:16	Reserved		R
15	IS_RESETTING	MSC is resetting after power up or MSC_STRPCL[RESET]	R
		is written with 1	
		0 – Reset has been finished.	
		1 – Reset has not been finished.	




14	SDIO_INT_ACTIVE	Indicates whether an interrupt is detected at the SD I/O	R
' -	ODIO_INT_AOTIVE	card. A separate acknowledge command to the card is	1
		required to clear this interrupt.	
		0 – No interrupt detected.	
		1 – The interrupt detected.	
13	PRG_DONE	Indicates whether card has finished programming.	R
13	FING_DONE	0 – Card has not finished programming and is busy.	1
		, , ,	
12	DATA TRAN DONE	1 – Card has finished programming and is not busy.  Indicates whether data transmission to card has	R
12	DATA_TRAN_DONE		K
		completed.	
		0 – Data transmission to card has not completed.	
	<u> </u>	1 – Data transmission to card has completed.	
11	END_CMD_RES	End command-response sequence or command	R
		sequence.	
		0 – Command and response/no-response sequence has	
		not completed.	
		1 – Command and response/no-response sequence has	
		completed.	
10	DATA_FIFO_AFULL	Indicates whether data FIFO is almost full (The number of	R
		words >= 15). For reading data from card, use this bit.	
		0 – Data FIFO is not full.	
		1 – Data FIFO is full.	
9	IS_READWAIT	Indicates whether SDIO card has entered ReadWait State	R
		0 – Card has not enter ReadWait.	
		1 – Card has enter ReadWait.	
8	CLK_EN	Clock enabled.	R
		0 – Clock is off.	
		1 – Clock is on.	
7	DATA_FIFO_FULL	Indicates whether data FIFO is full. For reading data from	R
		card, do not use this bit, because it almost keeps to be 0.	
		0 – Data FIFO is not full.	
		1– Data FIFO is full.	
6	DATA_FIFO_EMPTY	Indicates whether data FIFO is empty.	R
		0 – Data FIFO is not empty.	
		1– Data FIFO is empty.	
5	CRC_RES_ERR	Response CRC error.	R
		0 – No error on the response CRC.	
		1– CRC error occurred on the response.	
4	CRC_READ_ERROR	CRC read error.	R
		0 – No error on received data.	
		1– CRC error occurred on received data	
3:2	CRC_WRITE_ERROR	CRC write error.	R
J. <u>~</u>	5.10	00 – No error on transmission of data.	`
		140 CITOL OIL (LALISHIIISSIOIL OI MAIA.	



		01 – Card observed erroneous transmission of data.	
		10 – No CRC status is sent back.	
		11 – Reserved	
1	TIME_OUT_RES	Response time out.	R
		0 – Card response has not timed out.	
		1 – Card response has time out.	
0	TIME_OUT_READ	Read time out.	R
		0 – Card read data has not timed out.	
		1 – Card read data has timed out.	

### 19.4.3 MSC Clock Rate Register (MSC\_CLKRT)

The MSC\_CLKRT register specifies the frequency division of the MMC/SD bus clock. The software is responsible for setting this register.



Bits	Name	Description	RW
15:3	Reserved		R
2:0	CLK_RATE	Clock rate.	WR
		000 – CLK_SRC.	
		001 – 1/2 of CLK_SRC.	
		010 – 1/4 of CLK_SRC.	
		011 – 1/8 of CLK_SRC.	
		100 – 1/16 of CLK_SRC.	
		101 – 1/32 of CLK_SRC.	
		110 – 1/64 of CLK_SRC.	
		111 – 1/128 of CLK_SRC.	

### 19.4.4 MMC/SD Command and Data Control Register (MSC\_CMDAT)

 MSC\_CMDAT0
 0x1002100C

 MSC\_CMDAT1
 0x1002200C

 Bit
 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0



	CCS_EXPECTED	READ_CEATA					Re	ese	rved	d					SDIO_PDRT	SEND_AS_STOP	RT	RG	TTI	RG	IO_ABORT	LITOWN SILIC	ELGIW_COB	DMA_EN	INIT	BUSY	STREAM_BLOCK	WRITE_READ	DATA_EN		RESPONSE_FORMAT	
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	RW
31	CCS_EXPECTED	0 – interrupts are not enabled in CE-ATA device, or	RW
		commands does not expect CCS from device	
		1 – interrupts are enabled in CE_ATA device, or RW_BLK	
		command expects command completion signal from	
		device.	
		If the command expects Command Completion Signal	
		(CCS) from the device, the software should set the control	
		bit. It is auto cleared 0 by hardware.	
30	READ_CEATA	0 – host is not performing read access (RW_BLK or	RW
		RW_REG) towards CE_ATA device	
		1 – host id performing read access (RW_BLK or	
		RW_REG) towards CE_ATA device	
		Software should set the bit to indicate that CE_ATA device	
		is being accessed for read transfer. The bit is used to	
		disable read data timeout indication while performing	
		CE_ATA read transfers. It is auto cleared 0 by hardware.	
29:18	Reserved		R
17	SDIO_PRDT	Determine whether SDIO interrupt is 2 cycle or extend	RW
		more cycle when data block last is transferred	
		0 – more cycle (like single block)	
		1 – exact 2 cycle	
16	SEND_AS_STOP	0 – no stop command sent at end of data transfer	RW
		1 – send stop command at end of data transfer	
		when stop command has finished, it is auto cleared 0 by	
		hardware.	
15:14	RTRG	These bits set the receive FIFO half-empty threshold	RW
		value, when the number of transmit FIFO >= threshold	
		value , RXFIFO_RD_REQ will be set to 1	
		00 : more than or equal to 8	
		01: more than or equal to 16	
		10: more than or equal to 24	
		11: reserved	
13:12	TTRG	These bits set the transmit FIFO half-empty threshold	RW




		1
	value, when the number of transmit FIFO < threshold	
	value , TXFIFO_WR_REQ will be set to 1	
	00 : less than 8	
	01: less than 16	
	10: less than 24	
	11: reserved	
TOP_ABORT	Specifies the current command is used to abort data	WR
	transfer	
	0 – Nothing.	
	1 – The current command is used to abort transfer.	
	it is auto cleared 0 by hardware.	
JS_WIDTH	Specifies the width of the data bus.	WR
	00 – 1-bit.	
	01 – Reserved.	
	10 – 4-bit.	
	11 – 8bit.	
MA_EN	DMA mode enables. When DMA mode is used, this bit is	WR
	also a mask on RXFIFO_RD_REQ and	
	TXFIFO_WR_REQ interrupts.	
	0 – Program I/O.	
	1 – DMA mode.	
IT	80 initialization clocks	W
	0 – Do not precede command sequence with 80 clocks.	
	1 – Precede command sequence with 80 clocks.	
JSY	Specifies whether a busy signal is expected after the	WR
	current command. This bit is for no data	
	command/response transactions only.	
	0 – Not expect a busy signal.	
	0 – Expects a busy signal. If the response is R1b, then set	
	it.	
FREAM_BLOCK	Stream mode	WR
_	0 – Data transfer of the current command sequence is not	
	in stream mode.	
	1– Data transfer of the current command sequence is in	
	stream mode.	
RITE_READ	Specifies that the data transfer of the current command is	WR
_		
	·	
	is a read operation.	
	•	
	is a write operation.	
	io a witto oporation.	1
ATA_EN	Specifies whether the current command includes a data	WR
	JS_WIDTH  MA_EN  TREAM_BLOCK	value , TXFIFO_WR_REQ will be set to 1 00 : less than 8 01: less than 16 10: less than 24 11: reserved  TOP_ABORT  Specifies the current command is used to abort data transfer 0 - Nothing. 1 - The current command is used to abort transfer. it is auto cleared 0 by hardware.  JS_WIDTH  Specifies the width of the data bus. 00 - 1-bit. 01 - Reserved. 10 - 4-bit. 11 - 8bit.  MA_EN  DMA mode enables. When DMA mode is used, this bit is also a mask on RXFIFO_RD_REQ and TXFIFO_WR_REQ interrupts. 0 - Program I/O. 1 - DMA mode.  IT  80 initialization clocks 0 - Do not precede command sequence with 80 clocks. 1 - Precede command sequence with 80 clocks. 1 - Precede command sequence with 80 clocks. 2 Specifies whether a busy signal is expected after the current command/response transactions only. 0 - Not expect a busy signal. 0 - Expects a busy signal. If the response is R1b, then set it.  ITREAM_BLOCK  Stream mode 0 - Data transfer of the current command sequence is not in stream mode. 1 - Data transfer of the current command sequence is in stream mode. 1 - Data transfer of the current command sequence is in stream mode. 1 - Data transfer of the current command sequence is not in stream mode. 2 - Specifies that the data transfer of the current command is a read or write operation. 0 - Specifies that the data transfer of the current command is a read operation. 1 - Specifies that the data transfer of the current command



		0 – No data transfer with current command.	
		1 – Has data transfer with current command. It is also used	
		to reset RX_FIFO and TX_FIFO.	
2:0	RESPONSE_FORMAT	These bit specify the response format for the current	WR
		command.	
		000 – No response.	
		001 – Format R1 and R1b.	
		010 – Format R2.	
		011 – Format R3.	
		100 – Format R4.	
		101 – Format R5.	
		110 – Format R6.	
		111 – Format R7.	

# 19.4.5 MMC/SD Response Time Out Register (MSC\_RESTO)



Bits	Name	Description	RW
15:8	Reserved		R
7:0	RES_TO	Specifies the number of MSC_CLK clock counts between the command	WR
		and when the MMC/SD controller turns on the time-out error for the	
		received response. The default value is 64.	


# 19.4.6 MMC/SD Read Time Out Register (MSC\_RDTO)

Bits	Name	Description	RW
31:0	READ_TO	Specifies the number of clocks between the command and when the	WR
		MMC/SD host controller turns on the time-out error for the received	




|--|

### 19.4.7 MMC/SD Block Length Register (MSC\_BLKLEN)



Bits	Name	Description	RW
15:0	BLK_LEN	Specifies the number of bytes in a block, and is normally set to 0x200	WR
		for MMC/SD data transactions. The value Specified in the cards	
		CSD.	

# 19.4.8 MSC/SD Number of Block Register (MSC\_NOB)



Bits	Name	Description	RW
15:0	NOB	Specifies the number of blocks in a data transfer. One block is a	WR
		possibility.	

# 19.4.9 MMC/SD Number of Successfully-transferred Blocks Register (MSC\_SNOB)

In block mode, the MSC\_SNOB register records the number of successfully transferred blocks. If the last block has CRC error, this register also summaries it. It is used to query blocks for multiple block transfer.


	MSC_SNOB0													<b>0</b> x	100	210	)20
	MSC_SNOB1													0x	100	220	<b>)20</b>
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								MS	C_	SN	ОВ						
RST		?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	RW
------	------	-------------	----



15:0	MSC_SNOB	Specify the number of successfully transferred blocks for a multiple	R
		block transfer.	

# 19.4.10 MMC/SD Interrupt Mask Register (MSC\_IMASK)




Bits	Name	Description					
31:16	Reserved		R				
15	AUTO_CMD_DONE	Mask the interrupt Auto Cmd Done (ACD)	RW				
		0 – Not masked					
		1 - Masked					
14	DATA_FIFO_FULL	0 – Not masked	RW				
		1 - Masked					
13	DATA_FIFO_EMP	0 – Not masked	RW				
		1 - Masked					
12	CRC_RES_ERR	0 – Not masked	RW				
		1 - Masked					
11	CRC_READ_ERR	0 – Not masked	RW				
		1 - Masked					
10	CRC_WRITE_ERR	0 – Not masked	RW				
		1 - Masked					
9	TIME_OUT_RES	0 – Not masked	RW				
		1 - Masked					
8	TIME_OUT_READ	0 – Not masked	RW				
		1 - Masked					
7	SDIO	Mask the interrupt from the SD I/O card.	WR				
		0 – Not masked.					
		1 – Masked.					
6	TXFIFO_WR_REQ	Mask the Transmit FIFO write request interrupt.	WR				
		0 – Not masked.					
		1 – Masked.					
5	RXFIFO_RD_REQ	Mask the Receive FIFO read request interrupt.	WR				



		0 – Not masked.	
		1 – Masked.	
4:3	Reserved		R
2	END_CMD_RES	Mask the End command response interrupt.	WR
		0 – Not masked.	
		1 – Masked.	
1	PRG_DONE	Mask the Programming done interrupt.	WR
		0 – Not masked.	
		1 – Masked.	
0	DATA_TRAN_DONE	Mask the Data transfer done interrupt.	WR
		0 – Not masked.	
		1 – Masked.	

# 19.4.11 MMC/SD Interrupt Register (MSC\_IREG)

The MSC\_IREG register shows the currently requested interrupt. The FIFO request interrupts, TXFIFO\_WR\_REQ, and RXFIFO\_RD\_REQ are masked off with the DMA\_EN bit in the MSC\_CMDAT register. The software is responsible for monitoring these bit in program I/O mode.




Bits	Name	Description	RW
15	AUTO_CMD_DONE	indicate Auto Cmd Done (ACD) interrupt	RW
		0 – the interrupt is not detected	
		1 – the interrupt is detected	
14	DATA_FIFO_FULL	Indicate data FIFO is full interrupt	R
		0 – the interrupt is not detected	
		1 – the interrupt is detected	
13	DATA_FIFO_EMP	Indicate data FIFO is empty interrupt	R
		0 – the interrupt is not detected	
		1 – the interrupt is detected	
12	CRC_RES_ERR	Indicate response CRC error interrupt	RW
		0 – the interrupt is not detected	
		1 – the interrupt is detected	



11	CRC_READ_ERR	Indicate CRC read error interrupt	RW
		0 – the interrupt is not detected	
		1 – the interrupt is detected	
10	CRC_WRITE_ERR	Indicate CRC write error interrupt	RW
		0 – the interrupt is not detected	
		1 – the interrupt is detected	
9	TIME_OUT_RES	Indicate response time out interrupt	RW
		0 – the interrupt is not detected	
		1 – the interrupt is detected	
8	TIME_OUT_READ	Indicate read time out interrupt	RW
		0 – the interrupt is not detected	
		1 – the interrupt is detected	
7	SDIO	Indicates whether the interrupt from SDIO is detected.	R
		0 – The interrupt from SDIO is not detected.	
		1 – The interrupt from SDIO is detected.	
6	TXFIFO_WR_REQ	Transmit FIFO write request. Set if data FIFO becomes half	R
		empty (the number of words is < 8).	
		0 – No Request for data Write to MSC_TXFIFO.	
		1 – Request for data write to MSC_TXFIFO.	
5	RXFIFO_RD_REQ	Receive FIFO read request. Set if data FIFO becomes half	R
		full (the number of words is >= 8) or the entries in data FIFO	
		are the last read data.	
		0 – No Request for data read from MSC_RXFIFO.	
		1 – Request for data read from MSC_RXFIFO.	
4:3	Reserved		R
2	END_CMD_RES	Indicates whether the command/response sequence has	WR
_	LIVE_GIVID_IVEG	been finished.	***
		0 – The command/response sequence has not been	
		finished.	
		1 – The command/response sequence has bee finished.	
		Write 1 to clear.	
1	PRG_DONE	Indicates whether card has finished programming.	WR
'	TINO_BOINE	0 – Card has not finished programming and is busy.	VVIX
		Card has finished programming and is no longer busy.  1 – Card has finished programming and is no longer busy.	
		Write 1 to clear.	
0	DATA TRAN DONE	Indicates whether data transfer is done. Note that for stream	WR
O	DATA_TIVAN_DONE	read/write, only when CMD12 (STOP_TRANS) has been	VVIX
		sent, is this bit set.	
		0 – Data transfer is not complete.	
		1 – Data transfer has completed or an error has occurred.	
		Write 1 to clear.	




### 19.4.12 MMC/SD Command Index Register (MSC\_CMD)



Bits Name		Description	RW
7:6	Reserved		R
5:0	CMD_INDEX	Specifies the command index to be executed.	WR

# 19.4.13 MMC/SD Command Argument Register (MSC\_ARG)




Bits	Name	Description	RW
31:0	ARG	Specifies the argument for the current command.	WR

#### 19.4.14 MMC/SD Response FIFO Register (MSC\_RES)

The read-only MMC/SD Response FIFO register (RES\_FIFO) holds the response sent back to the MMC/SD controller after every command. The size of this FIFO is 8 x 16-bit. The RES FIFO does not contain the 7-bit CRC for the response. The Status for CRC checking and response time-out status is in the status register, MSC\_STAT.

The first halt-word read from the response FIFO is the most significant halt-word of the received response.




Bits	Name	Description	RW	



15:0	DATA	Contains the response to every command that is sent by the MMC/SD	
		controller. The size of this FIFO register is 8 x 16-bit.	

### 19.4.15 MMC/SD Receive Data FIFO Register (MSC\_RXFIFO)

The MSC\_RXFIFO is used to read the data from a card. It is read-only to the software, and is read on 32-bit boundary. The size of this FIFO is 16 x 32-bit.



	Bits	Name	Description	RW
Ī	31:0	DATA	One word of read data. The size of this FIFO is 16 x 32-bit.	R

### 19.4.16 MMC/SD Transmit Data FIFO Register (MSC\_TXFIFO)


The MSC\_TXFIFO is used to write the data to a card. It is write-only to the software, and is written on 32-bit boundary. The size of this FIFO is 16 x 32-bit.

	MS	C_	ГХБ	IFC	00																								0x	100	210	3C
	MS	<b>C</b> _	ГХБ	IFC	)1																								<b>0</b> x	100	220	3C
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																DA	ΤA															
RST	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?

Bits	Name	Description	RW
31:0	DATA	One word of write data. The size of this FIFO is 16 x 32-bit.	W

### 19.4.17 MMC/SD Low Power Mode Register (MSC\_LPM)

The MSC\_LPM is used to control whether MSC controller enters Low-Power Mode.





Bits	Name	Description	RW			
31:1	Reserved		R			
0	LPM	0 : Non –Low Power Mode	RW			
		1: Low-Power Mode. Stop clock when card in idle (should be normally set				
		to only MMC and SD cards. For SDIO cards, if interrupts must be				
		detected, clock should not be stopped)				
		When software sets the bit, MSC clock can auto be stopped				
		Note: when set the bit, the start_clock and stop clock can be not use.				

### 19.5 MMC/SD Functional Description

All communication between system and cards is controlled by the MSC. The MSC sends commands of two type: broadcast and addressed (point-to-point) commands.

Broadcast commands are intended for all cards, command like "Go\_Idle\_State", "Send\_Op\_Cond", "All\_send\_CID" and "Set\_relative\_Addr" are using way of broadcasting. During Broadcast mode, all cards are in open-drain mode, to avoid bus contention.

After Broadcast commands "Set\_relative\_Addr" issue, cards are enter standby mode, and Addressed command will be used from now on, in this mode, CMD/DAT will return to push-pull mode, to have maximum driving for maximum operation frequency.

The MMC and the SD are similar product. Besides the 4x bandwidth and the built-in encryption, they are being programmed similarly.

The MMC/SD controller (MSC) is the interface between the software and the MMC/SD bus. It is responsible for the timing and protocol between the software and the MMC/SD bus. It consists of control and status registers, a 16-bit response FIFO that is 8 entries deep, and one 32-bit receive/transmit data FIFOs that are 16 entries deep. The registers and FIFOs are accessible by the software.

MSC also enable minimal data latency by buffering data and generating and checking CRCs.

### 19.5.1 MSC Reset

The MMC/SD controller (MSC) can be reset by a hardware reset or software reset. All registers and FIFO controls are set to their default values after any reset.

#### 19.5.2 MSC Card Reset

The command Go\_Idle\_State, CMD0 is the software reset command for MMC and SD Memory Card, and sets each card into Idle State regardless of the current card state; while in SDIO card, CMD52 is used to write IO reset in CCCR. The cards are initialized with a default relative card address (RCA=0x0000) and with a default driver stage register setting (lowest speed, highest driving current capability).



### 19.5.3 Voltage Validation

All cards shall be able to establish communication with the host using any operation voltage in the maximal allowed voltage range specified in this standard. However, the support minimum and maximum values for Vdd are defined in Operation Conditions register (OCR) and many not cover the whole range. Cards that store the CID and CSD data in the payload memory would be able to communicate these information only under data transfer Vdd conditions. That means if host and card have non compatible Vdd ranges, the card will not be able to complete the identification cycle, nor to send CSD data.

Therefore, a special command Send\_Op\_cont (CMD1 for MMC), SD\_Send\_Op\_Cont (CMD41 for SD Memory) and IO\_Send\_Op\_Cont (CMD5 for SDIO) are designed to provide a mechanism to identify and reject cards which do not match the Vdd range desired by the host. This is accomplished by the host sending the required Vdd voltage window as the operand of this command. Cards which can not perform data transfer in the specified range must discard themselves from further bus operations and go into Inactive State. By omitting the voltage range in the command, the host can query each card and determine the common voltage range before sending out-of-range cards into the Inactive State. This query should be used if the host is able to select a common voltage range or if a notification to the application of non usable cards in the stack is desired.

### 19.5.4 Card Registry

Card registry on MCC and SD card are different.

For SD card, Identification process start at clock rate Fod, while CMD line output drives are push-pull drivers instead of open-drain. After the bus is activated the host will request the cards to send their valid operation conditions. The response to ACMD41 is the operation condition register of the card. The same command shall be send to all of the new cards in the system. Incompatible cards are sent into Inactive State. The host then issue the command All\_Send\_CID (CMD2) to each card and get its unique card indentification (CID) number. Card that is unidentified, that is, which is in Ready State, send its CID number as the response. After the CID was sent by the card it goes into Identification State. Thereafter, the host issues Send\_Relative\_Addr (CMD3) asks the card to publish a new relative card address (RCA), which is shorter that CID and which will be used to address the card in the future data transfer mode. Once the RCA is received the card state changes to the Stand-by State. At this point, if the host wants that the card will have another RCA number, it may ask the card to publish a new number by sending another Send\_Relative\_Addr command to the card. The last published RCA is the actual RCA of the card. The host repeats the identification process, that is, the cycles with CMD2 and CMD3 for each card in the system.

In MMC, the host starts the card identification process in open-drain mode with the identification clock rate Fod. The open drain driver stages on the CMD line allow parallel card operation during card identification. After the bus is actived the host will request the cards to send their valid operation conditions (CMD1). The response to CMD1 is the 'wired or' operation on the condition restrictions of all cards in the system. Incompatible cards are sent into Inactive State. The host then issues the broadcast command All\_Send\_CID (CMD2), asking all cards for their unique card identification (CID)



number. All unidentified cards, that is, those which are in Ready State, simultaneously start sending their CID numbers serially, while bit-wise monitoring their outgoing bitstream. Those cards, whose outgoing CID bits do not match the corresponding bits on the command line in any one of the bit periods stop sending their CID immediately and must wait for the next identification cycle. Since CID is unique for each card, only one card can be successfully send its full CID to the host. This card then goes into Identification State. Thereafter, the host issues Set\_Relative\_Addr (CMD3) to assign to this card a relative card address (RCA). Once the RCA is received the card state changes to the Stand-by State, and the card does not react to further identification cycles, and its output switches from open-drain to push-pull. The host repeat the process, that is CM2 and CMD3, until the host receive time-out condition to recognize completion of the identification process.

#### 19.5.5 Card Access

# 19.5.5.1 Block Access, Block Write and Block Read

During block write (CMD24-27) one or more blocks of data are transferred from the host to the card with a CRC appended to the end of each block by the host. A card supporting block write shall always be able to accept a block of data defined by WRITE\_BL\_LEN. If the CRC fails, the card shall indicate the failure on the DAT line; the transferred data will be discarded and not written, and all further transmitted blocks (in multiple block write mode) will be ignored.

Programming of the CID and CSD registers does not require a previous block length setting. The transferred data is also CRC protected. If a part of the CSD or CID register is stored in ROM, then this unchangeable part must match the corresponding part of the receive buffer. If this match fails, then the card will report an error and not change any register contents. Some cards may require long and unpredictable times to write a block of data. After receiving a block of data and completing the CRC check, the card will begin writing and hold the DAT line low if its write buffer is full and unable to accept new data from a new WRITE\_BLOCK command. The host may poll the status of the card with a SEND\_STATUS command (CMD13) at any time, and the card will respond with its status. The status bit READY\_FOR\_DATA indicates whether the card can accept new data or whether the write process is still in progress). The host may deselect the card by issuing CMD7 (to select a different card) which will displace the card into the Disconnect State and release the DAT line without interrupting the write operation. When reselecting the card, it will reactivate busy indication by pulling DAT to low if programming is still in progress and the writte buffer is unavailable.

Block read is similar to stream read, except the basic unit of data transfer is a block whose maximizes is defined in the CSD (READ\_BL\_LEN). If READ\_BL\_PARTIAL is set, smaller blocks whose starting and ending address are entirely contained within one physical block (as defined by READ\_BL\_LEN) may also be transmitted. Unlike stream read, a CRC is appended to the end of each block ensuring data transfer integrity. CMD17 (READ\_SINGLE\_BLOCK) initiates a block read and after completing the transfer, the card returns to the Transfer state. CMD18 (READ\_MULTIPLE\_BLOCK) starts a transfer of several consecutive blocks. Blocks will be continuously transferred until a stop command is issued. If the host uses partial blocks whose accumulated length is not block aligned and block misalignment is not allowed, the card shall detect a block misalignment at the beginning of the first



mis-aligned block, set the ADDRESS\_ERROR error bit in the status register, abort transmission and wait in the Data State for a stop command.I

### 19.5.5.2 Stream Access, Stream Write and Stream Read (MMC Only)

Stream write (CMD20) starts the data transfer from the host to the card beginning from the starting address until the host issues a stop command. Since the amount of data to be transferred is not determined in advance, CRC can not be used. If the end of the memory range is reached while sending data and no stop command has been sent by the host, all further transferred data is discarded.

There is a stream oriented data transfer controlled by READ\_DAT\_UNTIL\_STOP (CMD11). This command instructs the card to send its payload, starting at a specified address, until the host sends a STOP\_TRANSMISSION command (CMD12). The stop command has execution delay due to the serial command transmission. The data transfer stops after the end bit of the stop command. If the end of the memory range is reached while sending data and no stop command has been sent yet by the host, the contents of the further transferred payload is undefined.

# 19.5.5.3 Erase, Group Erase and Sector Erase (MMC Only)

It is desirable to erase many sectors simultaneously in order to enhance the data throughput. Identification of these sectors is accomplished with the TAG\_\* commands. Either an arbitrary set of sectors within a single erase group, or an arbitrary selection of erase groups may be erase at one time, but not both together. That is, the unit of measure for determining an erase is either a sector or an erase group. If a set of sectors must be erased, all selected sectors must lie within the same erase group. To facilitate selection, a first command with the starting address is followed by a second command with the final address, and all sectors (or groups) within this range will be selected for erase.

#### 19.5.5.4 Wide Bus Selection/Deselection

Wide Bus (4 bit bus width) operation mode may be selected / deselected using ACMD6. The default bus width after power up or GO\_IDLE (CMD0) is 1 bit bus width. ACMD6 command is valid in 'trans state' only. That means the bus width may be changed only after a card was selected (CMD7).

#### 19.5.6 Protection Management

Three write protect methods are supported in the host for Cards, Card internal write protect (Card's responsibility), Mechanical write protect switch (Host responsibility only) and Password protection card lock operation.

### 19.5.6.1 Card Internal Write Protection

Card data may be protected against either erase or write. The entire card may be permanently write protected by the manufacturer or content provider by setting the permanent or temporary write protect bits in the CSD. For cards which support write protection of groups of sectors by setting the WP\_GRP\_SIZE sectors as specified in the CSD), and the write protection may be changed by the application. The SET\_WRITE\_PROT command sets the write protection of the addressed write-protect group, and the CLR\_WRITE\_PROT command clears the write protection of the



addressed write-protect group.

The SEND\_WRITE\_PROT command is similar to a single block read command. The card shall send a data block containing 32 write protection bits (representing 32 write protect groups starting at the specified address) followed by 16 CRC bits. The address field in the write protect commands is a group address in byte units. The card will ignore all LSB's below the group size.

### 19.5.6.2 Mechanical write protect switch

A mechanical sliding tablet on the side of the card will be used by the user to indicate that a given card is write protected or not. If the sliding tablet is positioned in such a way that the window is open that means the card is write protected. If the window is close the card is not write protected.

A proper, matched, switch on the socket side will indicated to the host that the card is write protected or not. It is the responsibility of the host to protect the card. The position of the write protect switch is un-known to the internal circuitry of the card.

#### 19.5.6.3 Password Protect

The password protection feature enables the host to lock a card while providing a password, which later will be used for unlocking the card. The password and its size is kept in an 128-bit PWD and 8-bit PWD\_LEN registers, respectively. These registers are non-volatile so that a power cycle will not erase them.

Locked cards respond to (and execute) all commands in the basic command class (class 0) and "lock card" command class. Thus the host is allowed to reset, initialize, select, query for status, etc., but not to access data on the card. If the password was previously set (the value of PWD\_LEN is not 0) will be locked automatically after power on. Similar to the existing CSD and CID register write commands the lock/unlock command is available in "trans\_state" only. This means that it does not include an address argument and the card must be selected before using it. The card lock/unlock command has the structure and bus transaction type of a regular single block write command. The transferred data block includes all the required information of the command (password setting mode, PWD itself, card lock/unlock etc.). The following table describes the structure of the command data block.

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Byte # Bit 2 Bit 1 Bit 0 Rsv LOCK UNLOCK 0 Rsv Rsv Rsv ERASE CLR PWD SET PWD 1 PWDS LEN 2 Password Data PWDS\_LEN + 1

**Table 19-4 Command Data Block Structure** 

**ERASE** – 1 Defines Forced Erase Operation (all other bits shall be 0) and only the command byte



is sent.

- **LOCK/UNLOCK** 1=Locks the card. 0=Unlock the card (note that it is valid to set this bit together with SET PWD but it is not allowed to set it together with CLR PWD).
- **CLR\_PWD** 1=Clears PWD.
- **SET PWD** 1=Set new password to PWD.
- **PWD LEN** Defines the following password length (in bytes).
- **PWD** The password (new or currently used depending on the command).

The data block size shall be defined by the host before it send the card lock/unlock command. This will allow different password sizes.

The following paragraphs define the various lock/unlock command sequences:

#### (1) Setting the Password:

- Select a card (CMD7), if not previously selected already
- Define the block length (CMD16), given by the 8bit card lock/unlock mode, the 8 bits password size (in bytes), and the number of bytes of the new password. In case that a password replacement is done, then the block size shall consider that both passwords, the old and the new one, are sent with the command.
- Send Card Lock/Unlock command with the appropriate data block size on the data line including 16-bit CRC. The data block shall indicate the mode (SET\_PWD), the length (PWD\_LEN) and the password itself. In case that a password replacement is done, then the length value (PWD\_LEN) shall include both passwords, the old and the new one, and the PWD field shall include the old password (currently used) followed by the new password.
- In case that the sent old password is not correct (not equal in size and content) then LOCK\_UNLOCK\_FAILED error bit will be set in the status register and the old password does not change. In case that PWD matches the sent old password then the given new password and its size will be saved in the PWD and PWD\_LEN fields, respectively.

Note that the password length register (PWD\_LEN) indicates if a password is currently set. When it equals 0 there is no password set. If the value of PWD\_LEN is not equal to zero the card will lock itself after power up. It is possible to lock the card immediately in the current power session by setting the LOCK/UNLOCK bit (while setting the password) or sending additional command for card lock.

### (2) Reset the password:

- Select a card (CMD7), if not previously selected already
- Define the block length (CMD16), given by the 8-bit card lock/unlock mode, the 8-bit password size (in bytes), and the number of bytes of the currently used password.
- Send the card lock/unlock command with the appropriate data block size on the data line including 16-bit CRC. The data block shall indicate the mode CLR\_PWD, the length (PWD\_LEN) and the password (PWD) itself (LOCK/UNLOCK bit is don't care). If the PWD and PWD\_LEN is set to 0. If the password is not correct then the LOCK\_UNLOCK\_FAILED error bit will be set in the status register.

#### (3) Locking a card:



- Select a card (CMD7), if not previously selected already
- Define the block length (CMD16), given by the 8-bit card lock/unlock mode, the 8-bit password size (in bytes), and the number of bytes of currently used password.
- Send the card lock/unlock command with the appropriate data block size on the data line including 16-bit CRC. The data block shall indicate the mode LOCK, the length (PWD\_LEN) and the password (PWD) itself.

If the PWD content equals to the sent password then the card will be locked and the card-locked status bit will be set in the status register. If the password is not correct then LOCK\_UNLOCK\_FAILED error bit will be set in the status register.

Note that it is possible to set the password and to lock the card in the same sequence. In such case the host shall perform all the required steps for setting the password (as described above) including the bit LOCK set while the new password command is sent. If the password was previously set (PWD\_LEN is not 0), then the card will be locked automatically after power on reset. An attempt to lock a locked card or to lock a card that does not have a password will fail and the LOCK\_UNLOCK\_FAILED error bit will be set in the status register.

#### (1) Unlocking the card

- a) Select a card (CMD7), if not previously selected already.
- b) Define the block length (CMD16), given by the 8-bit card lock/unlock mode, the 8-bit password size (in bytes), and the number of bytes of the currently used password.
- c) Send the card lock/unlock command with the appropriate data block size on the data line including 16-bit CRC. The data block shall indicate the mode UNLOCK, the length (PWD\_LEN) and the password (PWD) itself.

If the PWD content equals to the sent password then the card will be unlocked and the card-locked status bit will be cleared in the status register. If the password is not correct then the LOCK\_UNLOCK\_FAILED error bit will be set in the status register.

Note that the unlocking is done only for the current power session. As long as the PWD is not cleared the card will be locked automatically on the next power up. The only way to unlock the card is by clearing the password. An attempt to unlock an unlocked card will fail and LOCK\_UNLOCK\_FAILED error bit will be set in the status register.

### (2) Forcing Erase:

In case that the user forgot the password (the PWD content) it is possible to erase all the card data content along with the PWD content. This operation is called Forced Erase.

- a) Select a card (CMD7), if not previously selected already.
- b) Define the block length (CMD16) to 1 byte (8bit card lock/unlock command). Send the card lock/unlock command with the appropriate data block of one byte on the data line including 16-bit CRC. The data block shall indicate the mode ERASE (the ERASE bit shall be the only bit set).



If the ERASE bit is not the only bit in the data field then the LCOK\_UNLOCK\_FAILED error bit will be set in the status register and the erase request is rejected. If the command was accepted then ALL THE CARD CONTENT WILL BE ERASED including the PWD and PWD\_LEN register content and the locked card will get unlocked.

An attempt to force erase on an unlocked card will fail and LOCK\_UNLOCK\_FAILED error bit will be set in the status register.

#### 19.5.7 Card Status

The response format R1 contains a 32-bit field named card status. This field is intended to transmit the card's status information (which may be stored in a local status register) to the host. If not specified otherwise, the status entries are always related to the previous issued command.

Table below defines the different entries of the status. The type and clear condition fields in the table are abbreviate as follows:

### Type:

- E: Error bit.
- S: Status bit.
- R: Detected and set for the actual command response.
- X: Detected and set during command execution. The host must poll the card by issuing the status command in order to read these bits.

#### Clear Condition:

- A: According to the card current state.
- B: Always related to the previous command. Reception of a valid command will clear it (with a delay of one command).
- C: Clear by read.

**Table 19-5 Card Status Description** 

Bits	Identifier	Туре	Description	Clear
				Condition
31	OUT_OF_RAGE	ER	The commmand's argument was	С
			out of the allowed range for this	
			card.	
			0 – No Error	
			1 – Error	
30	ADDRESS_ERROR	ERX	A misaligned address which did not	С
			match the block length was used in	
			the command.	
			0 – No Error	
			1 – Error	



	DI 0014 :			
29	BLOCK_LEN_ERROR	ΕR	The transferred block length is not	С
			allowed for this, or the number of	
			transferred bytes does not match	
			the block length.	
			0 – No Error	
			1 – Error	
28	ERASE_SEQ_ERROR	ΕR	An error in the sequence of erase	С
			commands occurred.	
			0 – No Error	
			1 – Error	
27	ERASE_PARAM	ΕX	An invalid selection of sectors or	С
			groups for erase occurred.	
			0 – No Error	
			1 – Error	
26	WP_VIOLATION	ERX	Attempt to program a write	С
			protected block.	
			0 – No Protected	
			1 – Protected	
25	CARD_IS_LOCKED	SX	When set, signals that the card is	А
			locked by the host.	
			0 – Card unlocked	
			1 – Card locked	
24	LOCK_UNLOCK_FAILED	ERX	Set when a sequence or password	С
			error has been detected in	
			lock/unlock card command or if	
			there was an attempt to access a	
			locked card.	
			0 – No Error.	
			1 – Error.	
23	COM_CRC_ERROR	ΕR	The CRC check of the previous	В
			command failed.	
			0 – No Error.	
			1 – Error.	
22	ILLEGAL_COMMAND	ER	Command not legal for the card	В
			state.	
			0 – No Error.	
			1 – Error.	
21	CARD_ECC_FAILED	ΕX	Card internal ECC was applied but	С
			failed to correct the data.	
			0 – normal.	
			1 – failure.	
	1			



_	1	T		
20	CC_ERROR	ERX	Internal card controller error.	С
			0 – No Error.	
			1 – Error.	
19	ERROR	ERX	A general or an unknown error	С
			occurred during the operation.	
			0 – No Error.	
			1 – Error.	
18	UNDERRUN	ΕX	The card could not sustain data	С
			transfer in stream read mode.	
			0 – No Error.	
			1 – Error.	
17	OVERRUN	ΕX	The card could not sustain data	С
			programming in stream write mode.	
			0 – No Error.	
			1 – Error.	
16	CID/CSD_OVERWRITE	ERX	Can be either one of the following	С
			errors:	
			0 – No Error.	
			1 – Error.	
15	WP_ERASE_SKIP	SX	Only partial address space was	С
			erased due to existing write	
			protected blocks.	
			1 – No Protected.	
			1 – Protected.	
14	CARD_ECC_DISABLED	SX	The command has been executed	Α
			without using the internal ECC.	
			0 – enabled.	
			1 – disabled.	
13	ERASE_RESET	SR	An erase sequence was cleared	С
			before executing because an out of	
			erase sequence command was	
			received.	
			0 – normal.	
			1 – set.	
	1			



12:9	CURRENT_STATE	SX	The state of the card when receiving	В
	_		the command. If the command	
			execution causes a state change, it	
			will be visible to the host in the	
			response to the next command. The	
			four bits are interpreted as binary	
			coded number between 0 and 15.	
			0 – idle	
			1 – ready	
			2 – ident	
			3 – stby	
			4 – tran	
			5 – data	
			6 – rcv	
			7 – prg	
			8 – dis	
			(9 – 15) – rsv	
8	READY_FOR_DATA	SX	Corresponds to buffer empty	Α
			signaling on the bus.	
			0 – No Ready.	
			1 – Ready.	
7:6	Reserved	-	-	-
5	APP_CMD	SR	The card will expect ACMD, or	С
			indication that the command has	
			been interpreted as ACMD	
			0 – Disable.	
			1 – Enable.	
4:0	Reserved	-	-	-

### 19.5.8 SD Status

The SD status contains status bits that are related to the SD card proprietary features and may be used for future application specific usage. The size of the SD status is one data block of 512bit. The content of this register is transmitted to the Host over the DAT bus along with 16-bit CRC. The SD status is sent to the host over the DAT bus if ACMD13 is sent (CMD55 followed with CMD13). ACMD13 can be sent to a card only in 'tran\_state' (card is selected). SD status structure is described in below.

The same abbreviation for type and clear condition were used as for the Card Status above.

**Table 19-6 SD Status Structure** 

Bits	Identifier	Туре	Description	Clear
				Condition
511:510	DAT_BUS_WIDTH	SR	Shows the currently defined data	Α



			bus width that was defined by SET_BUS_WIDTH command.  00 – 1 (default).  01 – Reserved.  10 – 4 bit width.  11 – Reserved.					
509	SECURED_MODE	SR	Card is in Secured Mode of operation.  0 – Not in the Mode.  10 – In the mode.	А				
508:496		F	Reserved					
495:480	SD_CARD_TYPE	SR	All 0, is SD Memory cards.	Α				
479:448	SIZE_OF_PROTECTED_AREA	SR	Size of protected area.	Α				
447:312		F	Reserved					
311:0	Reserved for manufacturer							

#### 19.5.9 SDIO

I/O access differs from memory in that the registers can be written and read individually and directly without a FAT file structure or the concept of blocks (although block access is supported). These registers allow access to the IO data, control of the IO function, and report on status or transfer I/O data to and from the host.

Each SDIO card may have from 1 to 7 functions plus one memory function built into it. A function is a self contained I/O device. I/O functions may be identical or completely different from each other. All I/O functions are organized as a collection of registers, and there is a maximum of 131,072 registers possible for each I/O function.

#### 19.5.9.1 SDIO Interrupts

In order to allow the SDIO card to interrupt the host, and interrupt function is added to a pin on the SD interface. Pin number 8 which is used as DAT[1] when operating in the 4 bit SD mode is used to signal the card's interrupt to the host. The use of interrupt is optional for each card or function within a card. The SDIO interrupt is "level sensitive", that is, the interrupt line must be held active (low) until it is either recognized and acted upon by the host or de-asserted due to the end of the Interrupt Period. Once the host has serviced the interrupt, it is cleared via an IO write to the appropriate bit in the CCCR. The interrupt output of all SDIO cards is active low. This host controller provides pull-up resistors on all data lines DAT[3:0].

As Pin 8 of the card is shared between the IRQ and DAT[1] use in the 4 bit SD mode, and interrupt shall only be sent by the card and recognized by the host during a specific time. The time that a low on Pin 8 will be recognized as an interrupt is defined as the Interrupt Period.

The host here will only sample the level of Pin 8 (DAT[1]/IRQ) into the interrupt detector during the Interrupt Period. At all other times, the host will ignore the level on Pin 8. Note that the Interrupt Period



is applicable for both memory and IO operations. The definition of the Interrupt Period is different for operations with single block and multiple block data transfer.

### 19.5.9.2 SDIO Suspend/Resume

Within a multi-function SDIO or a Combo (Mix IO and Memory) card, there are multiple devices (I/O and memory) that must share access to the SD bus. In order to allow the sharing of access to the host among multiple devices, SDIO and combo cards can implement the optional concept of suspend/resume. In a card supports suspend/resume, the host may temporarily halt a data transfer operation to one function or memory (suspend) in order to free the bus for a higher priority transfer to a different function of memory. Once this higher-priority transfer is complete, the original transfer is re-started where it left off (resume). The host controller here is supported by all IO functions except zero, and the memory of a combo card, and can suspend multiple transactions and resume them in any order desired. IO function zero does not support suspend/resume.

The procedure used to perform the Suspend/Resume operation on the SD bus is:

- The host determines which function currently used the DAT[] line(s).
- The host requests the lower priority or slower transaction to suspend.
- The host checks for the transaction suspension to complete.
- The host begins the higher priority transaction.
- The host waits for the completion of the higher priority transaction.
- The host restores the suspended transaction.

### 19.5.9.3 SDIO Read Wait

The optional Read Wait (RW) operation is defined only for the SD 1-bit and 4-bit modes. The read wait operation allows a host to signal a card that it is doing a read multiple (CMD53) operation to temporarily stall the data transfer while allowing the host to send commands to any function within the SDIO device. To determine if a card supports the Read Wait protocol, the host must test capability bits in CCCR. The timing for Read Wait is base on the Interrupt Period.

## 19.5.10 Clock Control

The software should guarantee that the card identification process starts in open-drain mode with the clock rate fod (0  $\sim$  400khz). In addition, the software should also make the card into interrupt mode with fod (only for MMC). The commands that require fod are CMD0, CMD1, CMD2, CMD3, CMD5, CMD40 and ACMD41. In data transfer mode, the MSC controller can operate card with clock rate fpp (0  $\sim$  25Mhz).

### 19.5.11 Application Specified Command Handling

The MultiMediaCard/SD system is designed to provide a standard interface for a variety applications types. In this environment it is anticipate that there will be a need for specific customers/applications features. To enable a common way of implementing these features, two types of generic commands are defined in the standard: Application Specific Command, ACMD, and General Command, GEN\_CMD.



GEN\_CMD, this command, when received by the card, will cause the card to interpret the following command as an application specific command, ACMD. The ACMD has the same structure as of regular MultiMediaCard standard commands and it may have the same CMD number. The card will recognize it as ACMD by the fact that it appears after APP\_CMD.

The only effect of the APP\_CMD is that if the command index of the, immediately, following command has an ACMD overloading, the none standard version will used. If, as an example, a card has a definition for ACMD13 but not for ACMD7 then, if received immediately after APP\_CMD command, Command 13 will be interpreted as the non standard ACMD13 but, command 7 as the standard CMD7.

In order to use one of the manufacturer specific ACMD's the host will:

- (3) Send APP\_CMD. The response will have the APP\_CMD bit (new status bit) set signaling to the host that ACMD is now expected.
- (4) Send the required ACMD. The response will have the APP\_CMD bit set, indicating that the accepted command was interpreted as ACMD. If a non-ACMD is sent then it will be respected by the card as normal MultiMediaCard command and the APP\_CMD bit in the Card Status stays clear.

If a non valid command is sent (neither ACMD nor CMD) then it will be handled as a standard MultiMediaCard illegal command error.

The bus transaction of the GEN\_CMD is the same as the single block read or write commands (CMD24 or CMD17). The difference is that the argument denotes the direction of the data transfer (rather than the address) and the data block is not a memory payload data but has a vendor specific format and meaning.

The card shall be selected ('tran\_state') before sending CMD56. The data block size is the BLOCK\_LEN that was defined with CMD16. The response to CMD56 will be R1b (card status + busy indication).



### 19.6 MMC/SD Controller Operation

#### 19.6.1 Data FIFOs

The controller FIFOs for the response tokens, received data, and transmitted data are MSC\_RES, MSC\_RXFIFO, and MSC\_TXFIFO, respectively. These FIFOs are accessible by the software and are described in the following paragraphs.

### 19.6.1.1 Response FIFO (MSC\_RES)

The response FIFO, MSC\_RES, contains the response received from an MMC/SD card after a command is sent from the controller. MSC\_RES is a read-only, 16-bit, and 8-entry deep FIFO.

The FIFO will hold all possible response lengths. Responses that are only one byte long are located on the LSB of the 16-bit entry in the FIFO. The first half-word read from the response FIFO is the most significant half-word of the received response. For example, if the response format is R1, then the response read from RES\_FIFO is bit [47:32], bit[31:16], bit[15:0] and in the third half-word only the low 8-bit is effective response [15:8] and the high 8-bit is ignored. If the response format is R2, then the response read from MSC\_RES is bit [135:8] and needs reading 8 times.

The FIFO does not contain the response CRC. The status of the CRC check is in the status register, MSC STAT.

## 19.6.1.2 Receive/Transmit Data FIFO (MSC\_RXFIFO/MSC\_TXFIFO)

The receive data FIFO and transmit data FIFO share one 16-entry x 32-bit FIFO, because at one time data are only received or are only transmitted. If it is used to receive data, it is called MSC\_RXFIFO and read-only. If it is used to transmit data, it is called MSC\_TXFIFO and write-only.

Data FIFO and its controls are cleared to a starting state after a system reset or at the beginning of the operations which include data transfer (MSC\_CMDAT[DATA\_EN] == 1).

If at any time MSC\_RXFIFO becomes full and the data transmission is not complete, the controller turns the MSC\_CLK off to prevent any overflows. When the clock is off, data transmission from the card stops until the clock is turned back on. After MSC\_RXFIFO is not full, the controller turns the clock on to continue data transmission. The full status of the FIFO is registered in the MSC\_STAT [DATA FIFO FULL] bit.

If at any time MSC\_TXFIFO becomes empty and the data transmission is not complete, the controller turns the MSC\_CLK off to prevent any underrun. When the clock is off, data transmission to the card stops until the clock is turned back on. When MSC\_TXFIFO is no longer empty, the controller automatically restarts the clock. The empty status of the FIFO is registered in the MSC\_STAT [DATA\_FIFO\_EMPTY] bit.

The FIFO is readable on word (32-bit) boundaries. The max read/written number is 16 words. The controller can correctly process big-endian an little-endian data.



Because at the beginning of the operation which include data transfer (MSC\_CMDAT [DATA\_EN] == 1), Data FIFO and its controls are cleared, software should guarantee data in FIFO have been read/written before beginning a new command.

### 19.6.2 DMA and Program I/O

Software may communicate to the MMC controller via the DMA or program I/O.

To access MSC\_RXFIFO/MSC\_TXFIFO with the DMA, the software must program the DMA to read or write the FIFO with source port width 32-bit, destination port width 32-bit, transfer data size 32-byte, transfer mode single. For example, to write 64 bytes of data to the MSC\_TXFIFO, the software must program the DMA as follows:

```
DMA_DCTRn = 2  // Write 2 32-bytes (64 bytes)

DMA_DCCRn[SWDH] = 0  // source port width is 32-bit

DMA_DCCRn[DWDH] = 0  // destination port width is 32-bit

DMA_DCCRn[DS] = 4  // transfer data size is 32-byte

DMA_DCCRn[TM] = 4  // transfer mode is single

DMA_DCCRn[RDIL] = 0  // request detection interval length is 0
```

The number of 32-bytes should be calculated from the number of transferred bytes as follows:

The number of words = (The number of bytes + 31) / 32

If the number of transferred bytes is not the multiple of 4, the controller can correctly process endian.

The DMA trigger level is 8 words, that is to say, the DMA read trigger is when data words in MSC\_RXFIFO is >= 8 and the DMA write trigger is when data words in MSC\_TXFIFO is < 8. Software can also configure DMA registers based on requirements, but the above 32-byte transfer data size is most efficient.

With program I/O, the software waits for the MSC\_IREG [RXFIFO\_RD\_REQ] or MSC\_IREG [TXFIFO\_WR\_REQ] interrupts before reading or writing the respective FIFO. Note:

- 1) The MSC\_CMDAT [DMA\_EN] bit must be set to a 1 to enable communication with the DMA and it must be set to a 0 to enable program I/O.
- DMA can be enabled only after MSC\_CMDAT is written, because MSC\_CMDAT [DATA\_EN] is used to reset TX/RXFIFO.

#### 19.6.3 Start and Stop clock

The software stops the clock as follows:

- 1) Write MSC\_STRPCL with 0x01 to stop the MMC/SD bus clock.
- 2) Wait until MSC STAT[CLK EN] becomes zero.

To start the clock the software writes MSC STRPCL with 0x02.



#### 19.6.4 Software Reset

Reset includes the MSC reset and the card reset.

The MSC reset is through MSC\_STRPCL [RESET] bit.

The card reset is to make the card into idle state. CMD0 (GO\_IDLE\_STATE) sets the MMC and SD memory cards into idle state. CMD52 (IO\_RW\_DIRECT, with argument 0x88000C08) reset the SD I/O card. The MMC/SD card are initialized with a default relative card address (RCA = 0x0001 for MMC and RCA = 0x0000 for SD) and with a default driver stage register setting (lowest speed, highest driving current capability).

The following registers must be set before the clock is started:

- Step 1. Stop the clock.
- Step 2. Set MSC\_STRPCL register to 0x08 to reset MSC.
- Step 3. Wait while MSC\_STAT [IS\_RESETTING] is 1.
- Step 4. Set MSC\_CMD with CMD0.
- Step 5. Update the MSC\_CMDAT register as follows:
- a) Write 0x0000 to MSC CMDAT [RESPONSE FORMAT]
- b) Clear the MSC\_CMDAT [DATA\_EN] bit.
- c) Clear the MSC\_CMDAT [BUSY] bit.
- d) Clear the MSC\_CMDAT [INIT] bit.
- Step 6. Start the clock.
- Step 7. Start the operation (write MSC\_STRPCL with 0x04)
- Step 8. Wait for the END\_CMD\_RES interrupt.
- Step 9. Set MSC\_CMD with CMD52.
- Step 10. Set MSC ARG with 0x88000C08

Step 11. Update the MSC\_CMDAT register as follows:

- a) Write 0x005 to MSC CMDAT [RESPONSE FORMAT]
- b) Clear the MSC\_CMDAT [DATA\_EN] bit.
- c) Clear the MSC\_CMDAT [BUSY] bit.
- d) Clear the MSC CMDAT [INIT] bit.
- Step 12. Start the operation.
- Step 13. Wait for the END CMD RES interrupt.

### 19.6.5 Voltage Validation and Card Registry

At most 10 MMC and 1 SD (either SDMEM or SDIO) can be inserted MMC/SD bus at the same time, and their voltage validation and card registry steps are different, so the software should be programmed as follows:

- Step 1. Check whether SDIO card is inserted.
- Step 2. Check whether SDMEM card is inserted.
- Step 3. Check whether MMC cards are inserted.



#### 19.6.5.1 Check SDIO

The commands are sent as follows:

- Step 1. (Optional) Send CMD52 (IO\_RW\_DIRECT) with argument 0x88000C08 to reset SDIO card.
- Step 2. Send CMD5 (IO\_SEND\_OP\_CMD) to validate voltage.
- Step 3. If the response is correct and the number of IO functions > 0, then continue, else go to check SDMEM.
- Step 4. If C-bit in the response is ready (the initialization has finished), go to 6.
- Step 5. Send CMD5 (IO SEND OP CMD) to validate voltage, then go to 4.
- Step 6. If memory-present-bit in the response is true, then it is a combo card (SDIO + Memory), else it is only a SDIO card.
- Step 7. If it is a combo card, go to check SDMEM to initialize the memory part.
- Step 8. Send CMD3 (SET\_RELATIVE\_ADDR) to let the card publish a RCA. The RCA is returned from the response.
- Step 9. If do not accept the new RCA, go to 8, else record the new RCA.
- Step 10.Go to check MMC, because we can assure that there is no SDMEM card.

#### 19.6.5.2 Check SDMEM

If there is no SDIO card or there is a combo card, continue to check SDMEM.

The commands are sent as follows:

- Step 1. (Optional) Send CMD0 (GO\_IDLE\_STATE) to reset MMC and SDMEM card. This command has no response.
- Step 2. Send CMD55. Here the default RCA 0x0000 is used for CMD55.
- Step 3. If the response is correct (CMD55 has response), then continue, else go to check MMC.
- Step 4. Send ACMD41 (SD\_SEND\_OP\_CMD) to validate voltage (the general OCR value is 0x00FF8000).
- Step 5. If the initialization has finished, go to 7. (The response is the OCR register and it includes a status information bit (bit [31]). This status bit is set if the card power up procedure has been finished. As long as the card is busy, the corresponding bit[31] is set to LOW.)
- Step 6. Send CMD55 and ACMD41 to validate voltage, and then go to 5.
- Step 7. Send CMD2 (ALL\_SEND\_CID) to get the card CID.
- Step 8. Send CMD3 (SET\_RELATIVE\_ADDR) to let card publish a RCA. The RCA is returned from the response.
- Step 9. If do not accept the new RCA, go to 8, else record the new RCA.
- Step 10.Go to check MMC.

#### 19.6.5.3 Check MMC

Because there may be several MMC card, so some steps (5 ~ 8) should be repeated several times.

The commands are sent as follows:

- Step 1. Send CMD1 (SEND\_OP\_CMD) to validate voltage (the general OCR value is 0x00FF88000).
- Step 2. If the response is correct, then continue, else goto 9.
- Step 3. If the initialization has finished, go to 5. (The response is the OCR register and it includes a status information



bit (bit [31]). This status bit is set if the card power up procedure has been finished. As long as the card is busy, the corresponding bit[31] is set to LOW.)

- Step 4. Send CMD1 (SEND\_OP\_CMD) to validate voltage, and then go to 3.
- Step 5. Send CMD2 (ALL\_SEND\_CID) to get the card CID.
- Step 6. If the response timeout occurs, goto 9.
- Step 7. Send CMD3 (SET\_RELATIVE\_ADDR) to assign the card a RCA.
- Step 8. If there are other MMC cards, then go to 5.
- Step 9. Finish.

### 19.6.6 Single Data Block Write

In a single block write command, the following registers must be set before the operation is started:

- Step 1. Set MSC\_NOB register to 0x0001.
- Step 2. Set MSC BLKLEN to the number of bytes per block.
- Step 3. Update the MSC\_CMDAT register as follows:
- a) Write 0x001 to MSC CMDAT [RESPONSE FORMAT]
- b) Write 0x2 to MSC\_CMDAT [BUS\_WIDTH] if the card is SD, else clear it.
- c) Set the MSC\_CMDAT [DATA\_EN] bit.
- d) Set the MSC CMDAT [WRITE READ] bit.
- e) Clear the MSC\_CMDAT [STREAM\_BLOCK] bit.
- f) Clear the MSC\_CMDAT [BUSY] bit.
- g) Clear the MSC\_CMDAT [INIT] bit.
- Step 4. Start the operation.
- Step 5. Write MSC IMASK with some value to unmask the expected interrupts.

Then the software must perform the following steps:

- Step 1. Wait for the MSC\_IREG [END\_CMD\_RES] interrupt.
- Step 2. Wait for the MSC\_IREG [DATA\_TRAN\_DONE] interrupt.

  At the same time write data to the MSC\_TXFIFO and continue until all of the data have been written to the FIFO.
- Step 3. Wait for MSC\_IREG [PROG\_DONE] interrupt. This interrupt indicates that the card has finished programming. Certainly software may start another command sequence on a different card.
- Step 4. Read the MSC\_STAT register to verify the status of the transaction (i.e. CRC error status).

To address a different card, the software sends a select command to that card by sending a basic no data command and response transaction. To address the same card, the software must wait for MSC\_IREG [PROG\_DONE] interrupt. This ensures that the card is not in the busy state.

In addition, CMD26 (PROGRAM\_CID), CMD27 (PROGRAM\_CSD), CMD42 (LOCK/UNLOCK), CMD56 (GEN\_CMD: write) and CMD53 (single\_block\_write) operations are similar to single block write.



### 19.6.7 Single Block Read

In a single block read command, the following registers must be set before the operation is started:

- Step 1. Set MSC\_NOB register to 0x0001.
- Step 2. Set MSC BLKLEN register to the number of bytes per block.
- Step 3. Update the following bits in the MSC\_CMDAT register:
- a) Write 0x001 to MSC CMDAT [RESPONSE FORMAT].
- b) Write 0x2 to MSC CMDAT [BUS WIDTH] if the card is SD, else clear it.
- c) Set the MSC CMDAT [DATA EN] bit.
- d) Clear the MSC\_CMDAT [WRITE\_READ] bit.
- e) Clear the MSC\_CMDAT [STREAM\_BLOCK] bit.
- f) Clear the MSC CMDAT [BUSY] bit.
- g) Clear the MSC\_CMDAT [INIT] bit.
- Step 4. Start the operation.
- Step 5. Write MSC IMASK with some value to unmask the expected interrupts.

Then the software must perform the following steps:

- Step 1. Wait for the MSC IREG [END CMD RES] interrupt.
- Step 2. Wait for the MSC IREG [DATA TRAN DONE] interrupt.

At the same time read data from the MSC\_RXFIFO as data becomes available in the FIFO, and continue reading until all data is read from the FIFO.

Step 3. Read the MSC\_STAT register to verify the status of the transaction (i.e. CRC error status).

In addition, CMD30 (SEND\_WRITE\_PROT), ACMD13 (SD\_STATUS), CMD56 (GEN\_CMD-read), ACMD51 (SEND\_SCR) and CMD53 (single\_block\_read) are similar to single block\_read.

#### 19.6.8 Multiple Block Write

The multiple block write mode is similar to the single block write mode, except that multiple blocks of data are transferred. Each block is the same length. All the registers are set as they are for the single block write, except that the MSC NOB register is set to the number of blocks to be written.

The multiple block write mode also requires a stop transmission command, CMD12, after the data is transferred to the card. After the MSC\_IREG [DATA\_TRAN\_DONE] interrupt occurs, the software must program the controller register to send a stop data transmission command.

If multiple block write with pre-defined block count (refer to MMC spec v-3.3) is used, CMD12 should not be sent.

For SDIO card, CMD53 (multiple\_block\_write) is also similar, but when IO abort (CMD52) is sent, MSC CMDAT [IO ABORT] should be 1.

Table 19-7 How to stop multiple block write

Operation	Stop co	ndition	Software processing				
Open-ended or SDIO	After write	MSC_NOB	1.	Wait	for	DATA_TARN_DONE	



infinite	blocks	interrupt
		2. Send CMD12 or CMD52 (IO abort)
		3. Wait for END_CMD_RES and
		PRG_DONE interrupt
Open-ended or SDIO	Stop writing in advance (not	1. Set MSC_STRPCL
infinite	write MSC_NOB blocks)	[EXIT_MULTIPLE]
		2. Wait for DATA_TRAN_DONE
		interrupt
		3. Send CMD12 or CMD52 (IO abort)
		4. Wait for END_CMD_RES and
		PRG_DONE interrupt.
Predefined block or	After writing MSC_NOB	1. Wait for DATA_TRAN_DONE
SDIO finite	blocks	interrupt
Predefined block or	Stop writing in advance (not	Set MSC_STRPCL [EXIT_MULTIPLE]
SDIO finite	write MSC_NOB blocks)	Wait for DATA_TRAN_DONE interrupt
		3. Send CMD12 or CMD52 (IO abort)
		4. Wait for END_CMD_RES and
		PRG_DONE interrupt

### 19.6.9 Multiple Block Read

The multiple blocks read mode is similar to the single block read mode, except that multiple blocks of data are transferred. Each block is the same length. All the registers are set as they are for the single block read, except that the MSC\_NOB register is set to the number of blocks to be read.

The multiple blocks read mode requires a stop transmission command, CMD12, after the data from the card is received. After the MSC\_IREG [DATA\_TRAN\_DONE] interrupt has occurred, the software must program the controller registers to send a stop data transmission command.

If multiple block read with pre-defined block count (refer to MMC spec v-3.3) is used, CMD12 should not be sent.

For SDIO card, CMD53 (multiple\_block\_read) is also similar, but when IO abort (CMD52) is sent, MSC\_CMDAT [IO\_ABORT] should be 1.

Table 19-8 How to stop multiple block read

Operation	Stop condition	Software processing
Open-ended or SDIO	After reading MSC_NOB	Wait for DATA_TRAN_DONE interrupt
infinite	blocks	2. Send CMD12 or CMD52 (IO abort)
		Wait for END_CMD_RES interrupt
Open-ended or SDIO	Stop reading in advance (not	Set MSC_STRPCL [EXIT_MULTIPLE]
infinite	write MSC_NOB blocks)	Wait for DATA_TRAN_DONE interrupt
		<ul> <li>Send CMD12 or CMD52 (IO abort)</li> </ul>
		Wait for END_CMD_RES interrupt



Predefined	block	or	After reading	MSC_NOB	•	Wait for DATA_TRAN_DONE
SDIO finite			blocks			interrupt
Predefined	block	or	Stop reading in	advance (not	•	Set MSC_STRPCL [EXIT_MULTIPLE]
SDIO finite			write MSC_NOB	blocks)	•	Wait for DATA_TRAN_DONE interrupt
					•	Send CMD12 or CMD52 (IO abort)
					•	Wait for END_CMD_RES interrupt

### 19.6.10 Stream Write (MMC)

In a stream write command, the following registers must be set before the operation is started:

- Update MSC\_CMDAT register as follows:
  - 1) Write 0x001 to the MSC\_CMDAT [RESPONSE\_FORMAT].
  - 2) Clear the MSC\_CMDAT [BUS\_WIDTH] because only MMC support stream write
  - 3) Set the MSC\_CMDAT [DATA\_EN] bit.
  - 4) Set the MSC CMDAT [WRITE READ] bit.
  - 5) Set the MSC\_CMDAT [STREAM\_BLOCK] bit.
  - 6) Clear the MSC\_CMDAT [BUSY] bit.
  - 7) Clear the MSC\_CMDAT [INIT] bit.
- Start the operation.
- Write MSC\_IMASK with some value to unmask the expected interrupts.

Then the software must perform the following steps:

- Wait for the MSC\_IREG [END\_CMD\_RES] interrupt.
- Write data to the MSC\_TXFIFO and continue until all of the data is written to the Data FIFO.
- Stop clock. Wait until MSC\_STAT[CLK\_EN] becomes 0. The clock must be stopped.
- Set the command registers for a stop transaction command (CMD12) and other registers.
- Start the clock and start the operation.
- Wait for the MSC\_IREG [END\_CMD\_ERS] interrupt.
- Wait for the MSC IREG [DATA TRAN DONE] interrupt.
- Wait for the MSC\_IREG [PRG\_DONE] interrupt. This interrupt indicates that the card has finished programming. Certainly software may start another command sequence on a different card.
- Read the MSC\_STAT register to verify the status of the transaction.

To address a different card, the software must send a select command to that card by sending a basic no data command and response transaction. To address the same card, the software must wait for MSC\_IREG [PRG\_DONE] interrupt. This ensures that the card is not in the busy state.

If partial blocks are allowed (if CSD parameter WRITE\_BL\_PARTIAL is set) the data stream can start and stop at any address within the card address space, otherwise it shall start and stop only at block boundaries. If WRITE\_BL\_PARTIAL is not set, 16 more stuff bytes need to be written after the useful written data, otherwise only write the useful written data.



### 19.6.11 Stream Read (MMC)

In a stream read command, the following registers must be set before the operation is turned on:

- Update the MSC\_CMDAT register as follows:
  - Write 0x01 to the MSC CMDAT [RESPONSE FORMAT]
  - o Clear the MSC\_CMDAT [BUS\_WIDTH] because only MMC support stream read.
  - o Clear the MSC CMDAT [WRITE READ] bit.
  - Set the MSC CMDAT [STREAM BLOCK] bit.
  - o Clear the MSC CMDAT [BUSY] bit.
  - o Clear the MSC\_CMDAT [INIT] bit.
- Start the operation.
- Write MSC\_IMASK with some value to unmask the expected interrupts.

Then the software must perform the following steps:

- Wait for the MSC\_IREG [END\_CMD\_RES] interrupt.
- Read data from the MSC\_RXFIFO and continue until all of the expected data has been read from the FIFO.
- Write MSC\_STRPCL [EXIT\_TRANSER] with 1. If MSC\_STAT[DATA\_FIFO\_FULL] is 1, then
  read MSC\_RXFIFO to make it not full. Because if data FIFO is full, MSC\_CLK is stopped.
  Here, the data FIFO contains useless data.
- Set the command registers for a stop transaction command (CMD12) and send it. There is no need to stop the clock.
- Wait for the MSC IREG [END CMD RES]
- Wait for the MSC\_IREG [DATA\_TRAN\_DONE] interrupt.
- Read the MSC STAT register to verify the status of the transaction.

#### 19.6.12 Erase, Select/Deselect and Stop

For CMD7 (SELECT/DESELECT\_CARD), CMD12 (STOP\_TRANSMISSION) and CMD38 (ERASE), the following registers must be set before the operation is started:

- 1. Update the MSC\_CMDAT register as follows:
  - a) Write 0x01 to the MSC\_CMDAT [RESPONSE\_FORMAT]
  - b) Clear the MSC\_CMDAT [DATA\_EN] bit.
  - c) Clear the MSC\_CMDAT [WRITE\_READ] bit.
  - d) Clear the MSC\_CMDAT [STREAM\_BLOCK] bit.
  - e) Set the MSC\_CMDAT [BUSY] bit.
  - f) Clear the MSC\_CMDAT [INIT] bit.
- 2. Start the operation.
- 3. Write MSC\_IMASK with some value to unmask the expected interrupts.

Then the software must perform the following steps:

- Wait for the MSC\_IREG [END\_CMD\_RES] interrupt.
- Wait for the MSC IREG [PRG DONE] interrupt. If CMD12 is sent to terminate data read



operation, then there is no need to wait for MSC\_IREG [PRG\_DONE] interrupt. This interrupt indicates that the card has finished programming. Certainly software may start another command sequence on a different card.

### 19.6.13 SDIO Suspend/Resume

The actual suspend/resume steps are as follows:

- 1. During data transfer, send CMD52 to require suspend. BR and RAW flag should be 1.
- 2. If BS flag in the response is 0, then suspend has been accepted and goto 4
- 3. Send CMD52 to guery card status. R flag should be 1. Go to 2.
- 4. Write MSC\_STRPCL [EXIT\_TRANSFER] with 1.
- 5. Wait for the MSC\_IREG [DATA\_TRAN\_DONE] interrupt.
- 6. Read MSC NOB, MSC SNOB and etc, save them into variables.
- 7. Set registers for high priority transfer and start it.
- 8. Wait until high priority transfer is finished.
- 9. Restore registers from variables, but MSC\_NOB should be (MSC\_NOB MSC\_SNOB).
- 10. Send CMD52 to require resume. FSx should be resumed function number.

### 19.6.14 SDIO ReadWait

The actual ReadWait steps are as follows

- 1. During multiple block read, read MSC\_SNOB. If MSC\_SNOB is nearby or equal to MSC\_NOB, no need to use ReadWait.
- 2. Write MSC STRPCL [START READWAIT] with 1.
- 3. Wait until MSC STAT [IS READWAIT] becomes 1.
- 4. Send CMD52 to query card status.
- 5. Write MSC STRPCL [STOP READWAIT] with 1.

### 19.6.15 Operation and Interrupt

The software can use polling-status method to operate the MMC/SD card, but this is not the proposed method, because its performance is very low. The proposed method is to use interrupt. Generally there are fixed necessary steps to finish each command. The steps are as follows.

- 1. (Optional) Stop clock. Poll CLK\_EN.
- 2. Fill the registers (MSC\_CMD, MSC\_CMDAT, MSC\_ARG, MSC\_CLKRT, and etc).
- 3. (Optional) Start clock.
- 4. Start the operation. Wait for the MSC IREG [END CMD RES] interrupt.
- 5. Wait for the MSC IREG [DATA TRAN DONE] interrupt.
- 6. Send STOP\_TRANS (CMD12) or I/O abort (CMD52). Wait for the MSC\_IREG [END CMD ERS] interrupt.
- 7. Wait for the MSC IREG [DATA TRAN DONE] interrupt
- 8. Wait for the MSC\_IREG [PRG\_DONE] interrupt.

## Table 19-9 The mapping between Commands and Steps

Index	Abbreviation	1	2	3	4	5	6	7	8	Comments



CMD0	GO_IDLE_STATE	Υ	Υ	Υ	Υ		1			
CMD1	SEND OP COND	Y	Y	Y	Y					
CMD2	ALL SEND CID	Y	Y	Y	Y					
CMD3	SET RELATIVE ADDR	Y	Y	Y	Y					
CMD4	SET DSR	Y	Y	Y	Y					
CMD7	SELECT/DSELECT_CARD	Y	Y	Y	Y				Υ	
CMD9	SEND_CID	Y	Y	Y	Y				<u> </u>	
CMD10	SEND CSD	Y	Y	Y	Y					
CMD10	READ_DAT_UNTIL_STOP	Y	Y	Y	Y		Υ	Υ		
CMD11	STOP_TRANSMISSION	Y	Y	Y	Y		'	'	Υ	
CMD12	SEND STATUS	Y	Y	Y	Y				I	
CMD15	GO INACTIVE STATE	Y	Y	Y	Y					
		Y	Y	Y	-					
CMD16	SET_BLOCKLEN	Ϋ́	Y		Y	Υ				
CMD17 CMD18	READ_SINGLE_BLOCK	-	-	Y	-		\ <u>\</u>			0
	READ_MULTIPLE_BLOCK	Υ	Y	Υ	Y	Y	Υ			Open-ended
CMD18	READ_MULTIPLE_BLOCK	Y	Y	Y	Y	Υ	\ <u>'</u>	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Predefine blocks
CMD20	WRITE_DAT_UNTIL_STOP	Y	Υ	Υ	Y		Υ	Υ	Υ	
CMD23	SET_BLOCK_COUNT	Υ	Υ	Υ	Υ	.,				
CMD24	WRITE_SINGLE_BLOCK	Υ	Υ	Υ	Υ	Υ			Υ	
CMD25	WRITE_MULTIPLE_BLOCK	Υ	Υ	Υ	Υ	Υ	Υ		Υ	Open-ended
CMD25	WRITE_MULTIPLE_BLOCK	Υ	Υ	Υ	Υ	Υ			Υ	Predefine blocks
CMD26	PROGRAM_CID	Υ	Υ	Υ	Υ	Υ			Υ	
CMD27	PROGRAM_CSD	Υ	Υ	Υ	Υ	Υ			Υ	
CMD28	SET_WRITE_PROT	Υ	Υ	Υ	Υ				Υ	
CMD29	CLR_WRITE_PROT	Υ	Υ	Υ	Υ				Υ	
CMD30	SEND_WRITE_PROT	Υ	Υ	Υ	Υ	Υ				
CMD32	ERASE_WR_BLOCK_START	Υ	Υ	Υ	Υ					
CMD33	ERASE_WR_BLOCK_END	Υ	Υ	Υ	Υ					
CMD35	ERASE_GROUP_START	Υ	Υ	Υ	Υ					
CMD36	ERASE_GROUP_END	Υ	Υ	Υ	Υ					
CMD38	ERASE	Υ	Υ	Υ	Υ				Υ	
CMD39	FAST_IO	Υ	Υ	Υ	Υ					
CMD40	GO_IRQ_STATE	Υ	Υ	Υ	Υ					
CMD42	LOCK/UNLOCK	Υ	Υ	Υ	Υ	Υ			Υ	
CMD55	APP_CMD	Υ	Υ	Υ	Υ					
CMD56	GEN_CMD	Υ	Υ	Υ	Υ	Υ				Read
CMD56	GEN_CMD	Υ	Υ	Υ	Υ	Υ			Υ	Write
ACMD6	SET_BUS_WIDTH	Υ	Υ	Υ	Υ					
ACMD13	SD_STATUS	Υ	Υ	Υ	Υ	Υ				
ACMD22	SEND_NUM_WR_BLOCKS	Υ	Υ	Υ	Υ					
ACMD23	SET_WR_BLOCK_COUNT	Υ	Υ	Υ	Υ					



ACMD41	SD_SEND_OP_COND	Υ	Υ	Υ	Υ			
ACMD42	SET_CLR_CARD_DETECT	Υ	Υ	Υ	Υ			
ACMD51	SEND_SCR	Υ	Υ	Υ	Υ	Υ		

Note: For stream read/write, STOP\_CMD is sent after finishing data transfer. For write, STOP\_CMD is with the last six bytes. For read, STOP\_CMD is sent after receiving data and card sends some data which MSC ignores.



# 20 I2C Bus Interface

#### 20.1 Overview

The I2C bus was created by the Phillips Corporation and is a serial bus with a two-pin interface. The SDA data pin is used for input and output functions and the SCL clock pin is used to control and reference the I2C bus. The I2C unit allows the processor to serve as a master and slave device that resides on the I2C bus. The I2C unit enables the processor to communicate with I2C peripherals and microcontrollers for system management functions. The I2C bus requires a minimum amount of hardware to relay status and reliability information concerning the processor subsystem to an external device. The I2C unit is a peripheral device that resides on the processor internal bus. Data is transmitted to and received from the I2C bus via a buffered interface. Control and status information is relayed through a set of memory-mapped registers. Refer to *The I2C-Bus Specification* for complete details on I2C bus operation.

The I2C has the following features:

- Supports only single master mode.
- Supports I2C standard-mode and F/S-mode up to 400 kHz.
- I2C receiver and transmitter are double-buffered.
- Supports burst reading or writing of data.
- Supports random writing access of data.
- Supports general call address and START byte format after START condition.
- Independent, programmable serial clock generator.
- Supports slave coping with fast master during data transfers by holding the SCL line on a bit level.
- The number of devices that you can connect to the same I2C-bus is limited only by the maximum bus capacitance of 400pF.

# 20.2 Pin Description

**Table 20-1 Smart Card Controller Pins Description** 

Name	I/O	Description
SDA	Input/Output	I2C Serial Clock Line signal.
SCL	Input/Output	I2C Serial Data/Address signal.



# 20.3 Register Description

**Table 20-2 I2C Registers Description** 

Name	RW	Reset Value	Address	Access Size
I2CDR	RW	0x??	0x10042000	8
I2CCR	RW	0x00	0x10042004	8
I2CSR	RW	0x04	0x10042008	8
I2CGR	RW	0x0000	0x1004200C	16

# 20.3.1 Data Register (I2CDR)



Bits	Name	Description	RW
7:0	DR	Data port of HW FIFO.	RW

# 20.3.2 Control Register (I2CCCR)



\*Note: STA and STO can only be written with 1.

Bits	Name	Description	RW
7:5	Reserved	These bits always read as 0. Write data to these bits are ignored.	
4	IEN	I2C interrupt bit. 0 – Disable I2C interrupt. 1 – Enable I2C interrupt.	RW
3	STA	I2C START bit. 0 – START condition will not be sent to I <sup>2</sup> C bus. 1 –	
		START condition will be sent to I <sup>2</sup> C bus.	
2	STO	I2C STOP bit. 0 – STOP condition won't be sent to I <sup>2</sup> C bus. 1 – STOP	RW
		condition will be sent to I <sup>2</sup> C bus.	
1	AC	I2C Acknowledge Control Bit. 0 – will be sent to I2C bus as LOW level	RW
		acknowledge signal. 1 – will be sent to I <sup>2</sup> C bus as HIGH level	




		acknowledge signal.	
0	I2CE	Enable of I2C. 0 – I2C module is disabled. 1 – I2C module is enabled.	RW

## 20.3.3 Status Register (I2CSR)



Bits	Name	Description	RW
7:5	Reserved	These bits always read as 0. Write data to these bits are ignored.	R
4	STX	STA/STO Command is On. 0 – STA/STO FIFO buffer is empty. 1 –	
		STA/STO FIFO buffer is not empty.	
3	BUSY	I2C Bus Busy. 0 – I2C bus is free. 1 – I2C bus is busy.	R
2	TEND	Transmission End Flag. 0 – Byte transmission or acknowledge bit for that	R
		byte has not completed. 1 – The I2C is in transmission idle state.	
1	DRF	Data Register Valid Flag. 0 – Data in I2CDR is invalid. 1 – Data in I2CDR	RW
		is valid.	
0	ACKF	Acknowledge Level Flag. 0 – The acknowledge signal from I <sup>2</sup> C-bus is "0".	R
		1 – The acknowledge signal from I <sup>2</sup> C-bus is "1".	

## 20.3.4 Clock Generator Register (I2CGR)



Bits	Name	Description				
15:01	GR	Sets the frequency of serial clock. The serial clocks frequency is	RW			
		alculated as follows:				
		[Value of I2CGR] = [Frequency of Device_clock] / ( 16 * [SCL clock				
		rate] ) – 1				

**Note:** To make the I2C operate normally, frequency of PCLK (APB-bus clock) should not lower than transfer 2 \* [byte rate].



## 20.4 I<sup>2</sup>C-Bus Protocol

#### 20.4.1 Bit Transfer

Due to the variety of different technology devices (CMOS, NMOS, bipolar) which can be connected to the I<sup>2</sup>C-bus, the levels of the logical '0' (LOW) and '1' (HIGH) are not fixed and depend on the associated level of VDD. One clock pulse is generated for each data bit transferred.

#### 20.4.2 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW states of the data line can only change when the clock signal on the SCL line is LOW.

#### 20.4.3 START and STOP Conditions

A HIGH to LOW transition on the SDA line while SCL is HIGH indicates a START condition. A LOW to HIGH transition on the SDA line while SCL is HIGH defines a STOP condition.

### 20.4.4 Byte Format

- 3. Every byte put on the SDA line must be 8-bits width
- 4. The number of bytes that can be transmitted/received per transfer is unrestricted.
- 5. Each byte has to be followed by an acknowledge (ack/nack) bit.
- 6. Data is transferred with the most significant bit (MSB) first.
- 7. Data transfer with an acknowledge signal (acknowledge or not-acknowledge) is obligatory.
- 8. The acknowledge\_ related clock pulse is generated by the master.
- 9. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the acknowledge clock pulse so that it remains stable LOW during the HIGH period of this clock pulse.
- 10. Slave can hold the SCL line LOW during the SCL in LOW level at any bit to force the master to proceed a lower speed of transfer.






Figure 20-1 I2C-bus Protocol




Figure 20-2 I<sup>2</sup>C-bus Protocol (cont.)

## Notes:

- 1. Sr means repeated START condition. P means STOP condition.
- 2. In Fig (a), if the master does not generate Sr or P, the next data byte follows the ack.
- 3. In Fig (b), nack is received, the master generates Sr or P and the transfer terminates.



#### 20.4.5 Data Transfer Format

#### 20.4.5.1 First Byte

The first byte is a term indicates the address byte after START condition.

#### 1) Normal 7-bit Address:

After the START condition, the addressing procedure for the I<sup>2</sup>C-bus is such that the first byte usually determines which slave will been selected by the master.

The first seven bits of the first byte make up the slave address. The eighth bit is the LSB (least significant bit). It determines the direction of the message. A 'zero' in the least significant position of the first byte means that the master will write information to a selected slave. A 'one' in this position means that the master will read information from the slave.

When an address is sent, each device in a system compares the first seven bits after the START condition with its address. If they match, the device considers itself addressed by the master as a slave-receiver or slave-transmitter, depending on the R/W bit.

A slave address can be made-up of a fixed and a programmable part. Since it's likely that there will be several identical devices in a system, the programmable part of the slave address enables the maximum possible number of such devices to be connected to the I<sup>2</sup>C-bus. The number of programmable address bits of a device depends on the number of pins available. For example, if a device has 4 fixed and 3 programmable address bits, a total of 8 identical devices can be connected to the same bus.




Figure 20-3 Normal 7 Bit Address after START Condition

#### 2) General Call Address:

Address byte with all bits are "0" is defined as "general call address". When this address is used, all devices should, in theory, respond with an acknowledge. However, if a device doesn't need any of the data supplied within the general call structure, it can ignore this address by not issuing an acknowledgment. If a device does require data from a general call address, it will acknowledge this address and behave as a slave- receiver. The second and following bytes will be acknowledged by



every slave-receiver capable of handling this data. A slave that cannot process one of these bytes must ignore it by not-acknowledging.

The second byte of the general call address then defines the action to be taken.




Figure 20-4 General Call Address after START Condition

3) START Byte Address:

START Byte:

After the START condition S has been transmitted by the master, data transfer can be preceded by a start procedure which is much longer than normal. The start procedure consists of:

- 1. A START condition (S)
- 2. A START byte (00000001)
- An acknowledge clock pulse (ACK)\*
- 4. A repeated START condition (Sr)

**Note:** An acknowledge-related clock pulse is generated after the START byte. This is present only to conform to the byte handling format used on the bus. No device is allowed to acknowledge the START byte.

When the START byte (00000001) is transmitted, another microcontroller (the slave) can therefore sample the SDA line at a low sampling rate (also determined by the I2CGR) until one of the seven zeros in the START byte is detected. After detection of this LOW level on the SDA line, the microcontroller can switch to a higher sampling rate to find the repeated START condition Sr which is then used for synchronization.




Figure 20-5 START Byte after START Condition



#### 20.4.5.2 Transfer Format

A data transfer is always terminated by a STOP condition (P) generated by the master. However, if a master still wishes to communicate on the bus, it can generate a repeated START condition (Sr) and address another slave without first generating a STOP condition. Various combinations of read/write formats are then possible within such a transfer.

#### Possible data transfer formats are:

- 3. Master-transmitter transmits to slave-receiver. The transfer direction is not changed.
- Master reads slave immediately after first byte. At the moment of the first acknowledge, the
  master-transmitter becomes a master- receiver and the slave-receiver becomes a
  slave-transmitter.
- 5. This first acknowledge is still generated by the slave. The STOP condition is generated by the master, which has previously sent a not-acknowledge.

#### Notes:

- Combined formats can be used, for example, to control a serial memory. During the first data byte, the internal memory location has to be written. After the START condition and slave address is repeated, data can be transferred.
- 4. All decisions on auto-increment or decrement of previously accessed memory locations etc. are taken by the designer of the device.
- 5. Each byte is followed by an acknowledgment bit as indicated by the 'A 'or '!A ' blocks in the sequence.




Figure 20-6 A Master-Transmitter Addresses a Slave Receiver with a 7-Bit Address






Figure 20-7 A Master Reads the Slave Immediately after the First Byte (Master-Receiver)



## 20.5 I2C Operation

### 20.5.1 I2C Initialization

Before transmitting and receiving data, set the I2CE bit in I2CCR to 1 to enable I2C operation and set I2CGR for proper serial clock frequency. Set the I2CE bit to 0 after transmitting or receiving data for low power dissipation.




Figure 20-8 I2C Initialization

**Note:** This step is selectable.



## 20.5.2 Write Operation

Following figure illustrates the flow of a write operation.




Figure 20-9 I2C Write Operation Flowchart



## 20.5.3 Read Operation

Following figure illustrates the flow of read operation.




Figure 20-10 I2C Read Operation Flowchart






Figure 20-11 Read Operation Flowchart (cont.)



# 21 UART Interface

#### 21.1 Overview

This chapter describes the universal asynchronous receiver/transmitter (UART) serial ports. There are three UARTs: All UARTs use the same programming model. Each of the serial ports can operate in interrupt based mode or DMA-based mode.

The Universal asynchronous receiver/transmitter (UART) is compatible with the 16550-industry standard and can be used as slow infrared asynchronous interface that conforms to the Infrared Data Association (IrDA) serial infrared specification 1.1.

#### 21.1.1 Features

- Full-duplex operation
- 5-, 6-, 7- or 8-bit characters with optional no parity or even or odd parity and with 1, 1½, or 2 stop bits
- 32x8 bit transmit FIFO and 32x11bit receive FIFO
- Independently controlled transmit, receive (data ready or timeout), line status interrupts
- Internal diagnostic capability Loopback control and break, parity, overrun and framing-error is provided
- Separate DMA requests for transmit and receive data services in FIFO mode
- Supports modem flow control by software or hardware
- Slow infrared asynchronous interface that conforms to IrDA specification

### 21.1.2 Pin Description

**Table 21-1 UART Pins Description** 

Name	Туре	Description		
RxD	Input	Receive data input		
TxD	Output	Transmit data output		
CTS_	Input	Clear to Send — Modem Transmission enabled		
RTS_	Output	Request to Send — UART Transmission request		

Note: UART2, UART0 support RxD, TxD, RTS\_, CTS\_, UART1 supports only RxD, TxD.



## 21.2 Register Descriptions

All UART register 32-bit access address is physical address. When ULCR.DLAB is 0, URBR, UTHR and UIER can be accessed; When ULCR.DLAB is 1, UDLLR and UDLHR can be accessed.

**Table 21-2 UART Registers Description** 


Name	Description	RW	Reset Value	Address	Access Size
URBR0	UART Receive Buffer Register 0	R	0x??	0x10030000	8
UTHR0	UART Transmit Hold Register 0	W	0x??	0x10030000	8
UDLLR0	UART Divisor Latch Low Register 0	RW	0x00	0x10030000	8
UDLHR0	UART Divisor Latch High Register 0	RW	0x00	0x10030004	8
UIER0	UART Interrupt Enable Register 0	RW	0x00	0x10030004	8
UIIR0	UART Interrupt Identification Register 0	R	0x01	0x10030008	8
UFCR0	UART FIFO Control Register 0	W	0x00	0x10030008	8
ULCR0	UART Line Control Register 0	RW	0x00	0x1003000C	8
UMCR0	UART Modem Control Register 0	RW	0x00	0x10030010	8
ULSR0	UART Line Status Register 0	R	0x00	0x10030014	8
UMSR0	UART Modem Status Register 0	R	0x00	0x10030018	8
USPR0	UART Scratchpad Register 0	RW	0x00	0x1003001C	8
ISR0	Infrared Selection Register 0		0x00	0x10030020	8
UMR0	UART M Register 0		0x00	0x10030024	8
UACR0	UART Add Cycle Register 0		0x00	0x10030028	16
URBR1	UART Receive Buffer Register 1	R	0x??	0x10031000	8
UTHR1	UART Transmit Hold Register 1	W	0x??	0x10031000	8
UDLLR1	UART Divisor Latch Low Register 1	RW	0x00	0x10031000	8
UDLHR1	UART Divisor Latch High Register 1	RW	0x00	0x10031004	8
UIER1	UART Interrupt Enable Register 1	RW	0x00	0x10031004	8
UIIR1	UART Interrupt Identification Register 1	R	0x01	0x10031008	8
UFCR1	UART FIFO Control Register 1	W	0x00	0x10031008	8
ULCR1	UART Line Control Register 1	RW	0x00	0x1003100C	8
UMCR1	UART Modem Control Register 1	RW	0x00	0x10031010	8
ULSR1	UART Line Status Register 1	R	0x00	0x10031014	8
UMSR1	UART Modem Status Register 1	R	0x00	0x10031018	8
USPR1	UART Scratchpad Register 1		0x00	0x1003101C	8
ISR1	Infrared Selection Register 1	RW	0x00	0x10031020	8
UMR1	UART M Register 1	RW	0x00	0x10031024	8
UACR1	UART Add Cycle Register 1	RW	0x00	0x10031028	16
URBR2	UART Receive Buffer Register 2	R	0x??	0x10032000	8



UTHR2	UART Transmit Hold Register 2	W	0x??	0x10032000	8
UDLLR2	UART Divisor Latch Low Register 2	RW	0x00	0x10032000	8
UDLHR2	UART Divisor Latch High Register 2	RW	0x00	0x10032004	8
UIER2	UART Interrupt Enable Register 2	RW	0x00	0x10032004	8
UIIR2	UART Interrupt Identification Register 2	R	0x01	0x10032008	8
UFCR2	UART FIFO Control Register 2	W	0x00	0x10032008	8
ULCR2	UART Line Control Register 2	RW	0x00	0x1003200C	8
UMCR2	UART Modem Control Register 2	RW	0x00	0x10032010	8
ULSR2	UART Line Status Register 2	R	0x00	0x10032014	8
UMSR2	UART Modem Status Register 2	R	0x00	0x10032018	8
USPR2	UART Scratchpad Register 2	RW	0x00	0x1003201C	8
ISR2	Infrared Selection Register 2	RW	0x00	0x10032020	8
UMR2	UART M Register 2	RW	0x00	0x10032024	8
UACR2	UART Add Cycle Register 2	RW	0x00	0x10032028	16

## 21.2.1 UART Receive Buffer Register (URBR)

The read-only URBR is corresponded to one level 11bit buffer in non-FIFO mode and a 32x11bit FIFO that holds the character(s) received by the UART. Bits in URBR are right justified when being configured to use fewer than eight bits, and the rest of most significant data bits are zeroed and the most significant three bits of each buffer are the status for the character in the buffer. If ULSR.DRY is 0, don't read URBR, otherwise wrong operation may occur.




Bits	Name	Description	
7:0	URBR	8-bit UART receive read data	

## 21.2.2 UART Transmit Hold Register (UTHR)

The write-only UTHR is corresponded to one leve 8 bit buffer in non-FIFO mode and a 32x8bit FIFO in FIFO mode that holds the data byte(s) to be transmitted next.





Bits	Name	Description	
7:0	UTHR	8-bit UART transmit write hold data	


## 21.2.3 UART Divisor Latch Low/High Register (UDLLR / UDLHR)

UART Divisor Latch registers, UDLLR/UDLHR together compose the divisor for the programmable baud rate generator that can take the UART device clock and divide it by 1 to  $(2^{16} - 1)$ .

The UART device source clock is EXCLK or EXCLK/2 that is determined by CPCCR.ECS. UDLHR/UDLLR stores the high/low 8-bit of the divisor respectively. Load these divisor latches during initialization to ensure that the baud rate generator operates properly. If both Divisor Latch registers are 0, the 16X clock stops.

If you don't set UMR and UACR, UART will work at normal mode with the specified frequency. The relationship between baud rate and the value of Divisor is shown by the formula when UMR and UACR are not set:


Baud Rate = (UART device clock) / (16 \* Divisor)





## 21.2.4 UART Interrupt Enable Register (UIER)

The UART Interrupt Enable Register (UIER) contains the interrupt enable bits for the five types of interrupts (receive data ready, timeout, line status, and transmit data request, and modem status) that set a value in UIIR.



Bits	Name	Description	RW				
7:5	Reserved	Always read 0, write is ignored	R				
4	RTOIE	Receive Timeout Interrupt Enable	RW				
		0 = Disable the receive timeout interrupt					
		1 = Enable the receive timeout interrupt					
		Timeout means the URDR (FIFO mode) is not empty but no character has					
		received for a period of time T: T (bits) = 4 X Word length + 12					
3	MSIE	Modem Status Interrupt Enable	RW				
		0 = Disable the modem status interrupt					
		1 = Enable the modem status interrupt					
2	RLSIE	Receive Line Status Interrupt Enable	RW				
		0 = Disable receive line status interrupt					
		1 = Enable receive line status interrupt					
1	TDRIE	Transmit Data Request Interrupt Enable	RW				
		0 = Disable the transmit data request interrupt					
		1 = Enable the transmit data request interrupt					
0	RDRIE	Receive Data Ready Interrupt Enable	RW				
		0 = Disable the receive data ready interrupt					
		1 = Enable the receive data ready interrupt					

## 21.2.5 UART Interrupt Identification Register (UIIR)

The read-only UART Interrupt Identification Register (UIIR) records the prioritized pending interrupt source information. Its initial value after power-on reset is 0x01.



#### 

Bits	Name		Description	RW	
7:6	FFMSEL	FIFO Mod	FIFO Mode Select		
		0b00 = No	b00 = Non-FIFO mode		
		0b01 = Re	served		
		0b10 = Re	served		
		0b11 = FIF	FO mode		
5:4	Reserved	Always rea	ad 0, write is ignored	R	
3:1	INID	Interrupt I	dentifier	R	
		These bits	identify the current highest priority pending interrupt.		
		INID	INID Description		
		0b000	0b000 Modem Status		
		0b001	Transmit Data Request		
		0b010	Receive Data Ready		
		0b011	Receive Line Status		
		0b100	Reserved		
		0b101	Reserved		
		0b110	Receive Time Out		
		0b111	Reserved		
		See Table	See Table 21-3 for details		
0	INPEND	Interrupt I	Pending	R	
		0 = interru	pt is pending		
		1 = No inte	errupt pending		

**Table 21-3 UART Interrupt Identification Register Description** 


UIIR.INID	Interrupt Set/Clear Cause				
טווא.אווט	Priority	Type	Source	Clear Condition	
0b0001	_	None	No pending interrupt	_	
0b0110	1st Highest	Receive Line	Overrun, Parity, Frame	Reading ULSR or empty all	
		Status	Error, Break Interrupt,	the error characters in DMA	
			and FIFO Error (DMA	mode	
İ			mode only)		



0b0100	2nd	Receive Data	FIFO mode: Trigger	FIFO mode: Reading URBR
	Highest	Ready	threshold was reached	till below trigger threshold.
			Non-FIFO mode: URBR	Non-FIFO mode: Empty
			full	URBR
0b1100	2nd	Receive	FIFO mode only: URBR	Reset receive buffer by
	Highest	Timeout	not empty but no data	setting UFCR.RFRT to 1 or
			read in for a period of time	Reading URBR
0b0010	3rd Highest	Transmit	FIFO mode: Empty	FIFO mode: Data number in
		Data Request	location in UTHR equal to	UTHR more than half
			half or more than half	
			Non-FIFO mode: UTHR	Non-FIFO mode: Writing
			empty	UTHR
0b0000	4th Highest	Modem	Modem CTS_ pin status	Reading UMSR
		Status	change	

## 21.2.6 UART FIFO Control Register (UFCR)

The write-only register UFCR contains the control bits for receive and transmit FIFO.



Bits	Name	Description	RW
7:6	RDTR	Receive Buffer Data Number Trigger	W
		These bits are used to select the trigger level for the receive data ready	
		interrupt in FIFO mode.	
		0b00 = 1	
		0b01 = 8	
		0b10 = 16	
		0b11 = 24	
5	Reserved	Always read 0, write is ignored	R
4	UME	UART Module Enable	W
		0 = Disable UART	
		1 = Enable UART	
3	DME	DMA Mode Enable	W
		0 = Disable DMA mode	
		1 = Enable DMA mode	
2	TFRT	Transmit Holding Register Reset	W



		0 = Not reset	
		1 = Reset transmit FIFO	
1	RFRT	Receive Buffer Reset	W
		0 = Not reset	
		1 = Reset receive FIFO	
0	FME	FIFO Mode Enable	W
		Set this bit before the trigger levels.	
		0 = non-FIFO mode	
		1 = FIFO mode	

# 21.2.7 UART Line Control Register (ULCR)

The ULCR defines the format for UART data transmission.

ULCR0. ULCR1, ULCR2, ULCR3	0x1003000C, 0x1003100C, 0x1003200C
Bit	7 6 5 4 3 2 1 0
	DLAB SBK STPAR PARM PARM PARE SBLS
RST	0 0 0 0 0 0 0 0


Bits	Name	Description	RW
7	DLAB	Divisor Latch Access Bit	W
		0 = Enable to access URBR, UTHR or UIER	
		1 = Enable to access UDLLR or UDLHR	
6	SBK	Set Break	W
		Causes a break condition (at least one 0x00 data) to be transmitted to the	
		receiving UART. Acts only on the TXD pin and has no effect on the	
		transmit logic.	
		0 = No effect on TXD output	
		1 = Forces TXD output to 0	
5	STPAR	Sticky Parity	W
		Setting this bit forces parity location to be opposite of PARM bit when	
		PARE is 1 (it is ignored when PARE is 0).	
		0 = Disable Sticky parity	
		1 = Enable Sticky parity (opposite o f PARM bit)	
4	PARM	Parity Odd/Even Mode Select	W
		If PARE = 0, PARM is ignored	
		0 = Odd parity	
		1 = Even parity	
3	PARE	Parity Enable	W
		Enables a parity bit to be generated on transmission or checked on	



		reception.	
		0 = No parity	
		1 = Parity	
2	SBLS	Stop Bit Length Select	W
		Specifies the number of stop bits transmitted and received in each	
		character. When receiving, the receiver checks only the first stop bit.	
		0 = 1 stop bit	
		1 = 2 stop bits, except for 5-bit character then 1-1/2 bits	
1:0	WLS	Word Length Select	W
		0b00 = 5-bit character	
		0b01 = 6-bit character	
		0b10 = 7-bit character	
		0b11 = 8-bit character	

## 21.2.8 UART Line Status Register (ULSR)

The read-only ULSR indicates status information during the data transfer. Receive error information in ULSR[4:1] remains set until software reads ULSR and it must be read before the error character is read.



Bits	Name	Description	RW
7	FIFOE	FIFO Error Status (FIFO mode only)	R
		FIFOE is set when there is at least one kind of receive error (parity,	
		frame, overrun, break) for any of the characters in receive buffer. FIFOE	
		is reset when all error characters are read out of the buffer.	
		During DMA transfer, the error interrupt generates when FIFOE is 1, and	
		no receive DMA request generates even when data in receive buffer	
		reaches the trigger threshold until all the error characters are read out. In	
		non-DMA mode, FIFOE set does not generate error interrupt.	
		0 = No error data in receive buffer or non-FIFO mode	
		1 = One or more error character in receive buffer	
6	TEMP	Transmit Holding Register Empty	R
		Set when both UTHR and shift register are empty. It is cleared when	




		either the LITUD or the shift register centains a data character	
		either the UTHR or the shift register contains a data character.	
		0 = There is data in the transmit shifter and UTHR	
	TDD6	1 = All the data in the transmit shifter and UTHR has been shifted out	_
5	TDRQ	Transmit Data Request	R
		Set when UTHR has half or more empty location (FIFO mode) or empty	
		(non-FIFO mode).	
		When both UIER.TDRIE and TDRQ are 1, transmit data request interrupt	
		generates or during DMA transfer, DMA request to the DMA controller	
		generates when UIER.TDRIE is 0 and TDRQ is 1.	
		0 = There is one (non-FIFO mode) or more than half data (FIFO mode) in UTHR	
		1 = None data (non-FIFO mode) or half or less than half data (FIFO mode) in UTHR	
4	BI	Break Interrupt	R
		BI is set when the received data input is held low for longer than a	
		full-word transmission time (the total time of start bit + data bits + parity	
		bit + stop bits). BI is cleared when the processor reads the ULSR. In	
		FIFO mode, only one character equal to 0x00 is loaded into the FIFO	
		regardless of the length of the break condition. BI shows the break	
		condition for the character at the front of the FIFO, not the most recently	
		received character.	
		0 = No break signal has been received	
		1 = Break signal received	
3	FMER	Framing Error	R
		Set when the bit following the last data bit or parity bit is detected to be 0.	
		If the ULCR had been set for two or one and half stop bits, the other stop	
		bits are not checked except the first one. In FIFO mode, FMER shows a	
		framing error for the character at the front of the receive buffer, not for the	
		most recently received character.	
		Cleared when the processor reads the ULSR.	
		0 = No framing error	
		1 = Invalid stop bit has been detected	
2	PARER	Parity Error	R
		Indicates that the received data character does not have the correct even	
		or odd parity, as selected by the even parity select bit. PARER is set	
		upon detection if a parity error and is cleared when the processor reads	
		the ULSR. In FIFO mode, PARER shows a parity error for the character	
		at the front of the FIFO, not the most recently received character.	
		0 = No parity error	
		1 = Parity error has occurred	
1	OVER	Overrun Error	R
1	OVER	Overruit Elloi	Γ.



		Set when both receive buffer and shifter are full and new data is received which will be lost.	
		Cleared when the processor reads the ULSR.	
		0 = No data has been lost	
		1 = Receive data has been lost	
0	DRY	Data Ready	R
		Set when a complete incoming character has been received into the	
		Receive Buffer registers. DRY is cleared when the receive buffer is read	
		(non-FIFO mode) or when the buffer is empty or when the buffer is reset	
		by setting UFCR.RFRT to 1.	
		0 = No data has been received	
		1 = Data is available in URBR	

## 21.2.9 UART Modem Control Register (UMCR)

The UMCR uses the modem control pins RTS\_ and CTS\_ to control the interface with a modem or data set. UMCR also controls the loopback mode. Loopback mode must be enabled before the UART is enabled.



Name	Description	RW
MDCE	Modem Control Enable	W
	0 = Modem function is disabled	
	1 = Modem function is enabled	
FCM	Flow Control Mode	
	0 = Flow control by software	
	1 = Flow control by hardware	
Reserved	Always read 0, write is ignored	R
LOOP	Loop Back	W
	This bit is used for diagnostic testing of the UART. When LOOP is 1, TXD	
	output pin is set to a logic 1 state, RXD is disconnected from the pin, and	
	the output of the transmitter shifter register is looped back into the	
	receiver shift register input internally, similar to CTS_ and RTS_ pins and	
	the RTS bit of the UMCR is connected to CTS bit of UMSR respectively.	
	Loopback mode must be selected before the UART is enabled.	
	MDCE FCM Reserved	MDCE  Modem Control Enable  0 = Modem function is disabled  1 = Modem function is enabled  FCM  Flow Control Mode  0 = Flow control by software  1 = Flow control by hardware  Reserved  Always read 0, write is ignored  LOOP  Loop Back  This bit is used for diagnostic testing of the UART. When LOOP is 1, TXD output pin is set to a logic 1 state, RXD is disconnected from the pin, and the output of the transmitter shifter register is looped back into the receiver shift register input internally, similar to CTS_ and RTS_ pins and the RTS bit of the UMCR is connected to CTS bit of UMSR respectively.



		0 = Normal operation mode	
		1 = Loopback-mode UART operation	
3	Reserved	Always read 0, write is ignored	R
2	Reserved	Always read 0, write is ignored	R
1	RTS	Request To Send	W
		This bit can control the RTS_ output state.	
		0 = RTS_force to high	
		1 = RTS_force to low	
0	Reserved	Always read 0, write is ignored	R

## 21.2.10 UART Modem Status Register (UMSR)

The read-only UMSR provides the current state of the control lines from the modem to the processor. They are cleared when the processor reads UMSR.

UMSR0, UMSR1, UMSR2	0x10030018, 0x10031018, 0x10032018
Bit	7 6 5 4 3 2 1 0
	Reserved CTS Reserved
RST	0 0 0 0 0 0 0 0

Bits	Name	Description	RW
7	Reserved	Always read 0, write is ignored	R
6	Reserved	Always read 0, write is ignored	R
5	Reserved	Always read 0, write is ignored	R
4	CTS	Status of Clear To Send	R
		When MDCE bit is 1, this bit is the complement of CTS_input. If Loop bit	
		of UMCR is 1, this bit is equivalent to RTS bit of UMCR.	
		0 = CTS_ pin is 1	
		1 = CTS_ pin is 0	
3	Reserved	Always read 0, write is ignored	R
2	Reserved	Always read 0, write is ignored	R
1	Reserved	Always read 0, write is ignored	R
0	CCTS	Change status of CTS_	R
		When MDCE bit is 1, this bit indicates the state change on CTS_ pin.	
		0 = No state change on CTS_ pin since last read of UMSR	
		1 = A change occurs on the state of CTS_ pin	

## 21.2.11 UART Scratchpad Register



This Scratchpad register is used as a scratch register for the programmer and has no effect on the UART.



## 21.2.12 Infrared Selection Register (ISR)

The ISR is used to configure the slow-infrared (SIR) interface that is provided in each UART to support two-way wireless communication using infrared transmission that conforms to the IrDA serial infrared specification 1.1. The maximum frequency is up to 115.2kbps.




Bits	Name	Description	RW
7:5	Reserved	Always read 0, write is ignored	R
4	RDPL	Receive Data Polarity	W
		0 = Slow-infrared (SIR) interface decoder takes positive pulses as zeros.	
		1 = SIR decoder takes negative pulses as zeros.	
3	TDPL	Transmit Data Polarity	W
		0 = SIR encoder generates a positive pulse for a data bit of zero.	
		1 = SIR encoder generates a negative pulse for a data bit of zero.	
2	XMODE	Transmit Pulse Width Mode	W
		Set when the transmit encoder needs to generate 1.6us pulses (that are	
		3/16 of a bit-time at 115.2 kbps).	
		Cleared when the transmit encoder needs to generate 3/16 of a bit-time	
		wide according to current baud rate.	
		0 = Transmit pulse width is 3/16 of a bit-time wide.	
		1 = Transmit pulse width is 1.6 us.	
1	RCVEIR	Receiver SIR Enable	W
		This bit is used to select the signal from the RXD pin is processed by the	
		IrDA decoder before it is fed to the UART (RCVEIR = 1) or bypass IrDA	
		decoder and is fed directly to the UART (RCVEIR = 0).	



		0 = Receiver is in UART mode.	
		1 = Receiver is in SIR mode.	
0	XMITIR	Transmitter SIR Enable	W
		This bit is used to select TXD output pin is processed by the IrDA	
		encoder before it is fed to the device pin (XMITIR = 1) or bypass IrDA	
		encoder and is fed directly to the device pin (XMITIR = 0).	
		Note: disable infrared LED before XMITIR is set, otherwise a false start bit may occur.	
		0 = Transmitter is in UART mode.	
		1 = Transmitter is in SIR mode.	


## 21.2.13 UART M Register (UMR)



M is the value of UMR register.

It will take UART at least M cycles to transmit one bit and receiver to receive one bit, It will take UART at most M+1 cycles for transmitter to transmit one bit and receiver to receive one bit,

### 21.2.14 UART Add Cycle Register (UACR)



If nth bit of the register is 1, it will take UART M+1 cycles to transmit or receive the bit of date for transmit or receive.

If the register is 12'h0, UART will receive or transmit a bit by M cycle.

If the register is 12'hfff, UART will receive or transmit a bit by M+1 cycle.

For the detail to see 1.3.8For any frequency clock to use the Uart



#### 21.3 Operation

The following sections describe the UART operations that include flow of configuration, data transmission, data reception, and Infrared mode.

## 21.3.1 UART Configuration

Before UART starts to transfer data or changing transfer format, configuration must be done to define the transfer format. The sample flow is as the following:

In FIFO mode, set FME bit of UFCR to 1, reset receive and transmit FIFO, then initialize the UART as described below.

- 3. Clear UFCR.UME to 0
- 4. Set value in UDLL/UDHR to generate the baud rate clock
- 5. Set data format in ULCR
- 6. If it is in FIFO MODE, set FME bit and other FIFO control in UFCR, reset receive and transmit FIFO, otherwise skip item 4
- 7. Set each interrupt enable bit in UIER in interrupt-based transfer or set UFCR.DME in DMA-based transfer (DMA transfer is FIFO mode only), then set UFCR.UME

### 21.3.2 Data Transmission

After configuration, UART is ready for data transfer. For data transmission, refer to the following procedure:

- Read ULSR.TDRQ (interrupt disable) or wait for transmit data request interrupt (interrupt enable), if TDRQ = 1 or transmit data request interrupt generates, that means there is enough empty location in UTHR for new data
- 2. If ULSR.TDRQ is 1 or get the transmit data request interrupt, write transmit data to UTHR to start transmission
- 3. Do item 1 and item 2 if there are more data waiting for transmit
- 4. After all necessary data are written to UTHR, wait ULSR.TEMP = 1, that means all data completely transmitted
- 5. If it is necessary to send break, set ULCR.SBK and at least wait for 1-bit interval time to send a valid break, then clear ULCR.SBK
- 6. Clear UME bit to finish UART transmission



#### 21.3.3 Data Reception

After configuration, UART is ready for data transfer. For data reception, refer to the following sample procedure:

- Read ULSR.DRY (interrupt disable) or wait for receive data request interrupt (interrupt enable), if ULSR.DRY =1 or receive data request interrupt generates, that means URBR has one data (non-FIFO mode) or data in URBR reaches the trigger value (FIFO mode)
- If ULSR.DRY = 1 or receive data request interrupt generates, then read ULSR.FIFOE or see if there is error interrupt, if FIFOE = 1, it means received data has receive error, then go to error handler, other wise go to item 3
- Read one received data in URBR (non-FIFO mode) or data equal to trigger value in URBR (FIFO mode)
- Check whether all data received: check whether ULSR.DRY = 0, in FIFO mode and interrupt is enabled, timeout interrupt may generate, when timeout interrupt generates, read URBR till ULSR.DRY = 0
- Clear UFCR.UME to end data reception when all data are received and ULSR.DRY = 0

## 21.3.4 Receive Error Handling

A sample error handling flow is as the following:

- If ULSR.FIFOE = 1, it means there is receive error in received data, then check what error it
  is
- If ULSR.OVER = 1, go to OVER error handling
- If ULSR.BI = 1, go to Break handling
- If ULSR.FMER = 1, go to Frame error handling
- If PARER = 1, go to PARER error handling

## 21.3.5 Modem Transfer

When UMCR.MDCE = 1, modem control is enabled. Transfer flow can be stopped and restarted by software through RTS\_ and CTS\_ pin. When UART transmitter detects low level on CTS\_ pin, it stops transmission and TxD pin goes to mark state after finishing transmitting the current character until it detects CTS\_ pin goes back to high level. RTS\_ pin is output to receiving UART and its state can be controlled by setting UMCR.RTS bit, that is, setting UMCR.RTS to 1, RTS\_ pin is low level output that means UART is ready to receive data, on the contrary, it means UART currently can't receive more data.



#### 21.3.6 DMA Transfer

UART can operate in DMA-based (UFCR.DME = 1, FIFO mode only), that is, dma request initiated by UART takes the place of interrupt request and transmission/reception is carried out using DMA instead of CPU. Be sure that software guarantee to disable transmit and receive interrupt except timeout and error interrupts.

During DMA transfer, if an interrupt occurs, software must first read the ULSR to see if an error interrupt exists, then check the UIIR for the source of the interrupt and if DMA channel is already halt because of the error indicator from UART, then disable DMA channel and read out all the error data from receive FIFO. Software re-set and re-enable DMA and data transfer by DMA will re-start.

## 21.3.7 Slow IrDA Asynchronous Interface

Each UART supports slow infra-red (SIR) transmission and reception by setting ISR.XMITIR and ISR.RCVEIR to 1 (make sure the two bits are not set to 1 at the same time because SIR can't operate full-duplex). According to the IrDA 1.1, data rate is limited at a maximum value of 115.2Kbps.

In SIR transmit mode, the transmit pulse comes out at a rate of 3/16 (when the transmit data bit is zero); in SIR receive mode, the receiver must detect the 3/16 pulsed period to recognize a zero value (an active high or low pulse is demodulation to 0, and no pulse is demodulation to 1).

Compared to normal UART, there are some limitations to SIR, that is, each character is fixed to 8-bit data width, no parity and 1 stop bit and modem function is ignored. The IrDA 1.1 specifies a minimum 10ms latency after an optical node ceases transmitting before its receiver recovers its receiving function and software must guarantee this delay.

In the IrDA 1.1 specification, communication must start up at the rate of 9600bps, but then allows the link to negotiate higher (or lower) data rates if supported by both ends. However, the communication rate will not automatically change. Change, if necessary, is performed by software.

#### 21.3.8 For any frequency clock to use the UART

Note: if you don't set M register and UACR the UART work at normal mode with the specified frequencies. To use other frequency you should to set M register and UACR to right value.

#### 1. The Improving

Following changes are made

- One bit is composed by M CLK<sub>BR</sub> cycles, which can be 4~1024
- Some extra CLK<sub>BR</sub> cycles can be inserted in some bits in one frame, so that like M has



fraction.

#### For instance:

$$\begin{aligned} & CLK_{BR} = CLK_{DEV} \ / \ N & N = 1, \, 2, \, \dots \\ & CLK_{BR} = CLK_{DEV} & = 4MHz \end{aligned}$$

Band rate = 460800


In accurate

 $M_a = 8.681$ 

We take

M = 8, with 8 extra cycles in every frame

A 12-bit register is used to indicate where to insert the extra cycles



For transmission, in theory, the biggest error is half of CLK<sub>BR</sub> cycle, which is 0.125us here.

#### 2. To set UMR register

 $CLK_{BR} = CLK_{DEV} / N$ 

M<sub>a</sub>= CLK<sub>BR</sub>/band rate

M is modem of Mao

Write M to Mregister.

Considering the power and the robust quality, for M form 6 to 32 is you better select by set the UDLR.

The max error

$$\frac{0.5/CLK_{BR}}{M_a/CLK_{BR}} = 0.5/M_a < 0.5/M$$



М	4	8	16	32	64
error/W <sub>bit</sub>	12.5%	6.25%	3.125%	1.56%	0.78%

#### 3. To set UACR value

For each bit of it means:

0: means not to add additional cycle to the bit that UART is prepare to transmit or receive, in another word, you will to use M cycles to transmit or receive the bit.

1: means to add additional cycle to the bit that UART is prepare to transmit or receive, in another word, you will to use M+1 cycles to transmit or receive the bit.

To set UACR value you must ensure that the max error of each bit should be less than 0.5PBR.

For example:  $M_a$ -M =0.15; M+1- $M_a$ =0.85;

Write UMR 8 Write UMR 408

cycle/bit : M, M, M, M+1, M, M, M, M, M, M, M+1, M
UACR : 0 0 0 1 0 0 0 0 0 1 0



# 22 Overview

IPU (Image process unit) contains Resize and CSC (color space conversion), which is used for image post processing

#### 22.1 Feature

- 1. Location: AHB bus
- 2. Input format:
  - -- Separate frame: YUV /YCbCr (4:2:0, 4:2:2, 4:4:4, 4:1:1), RGB
  - -- Packaged data: YUV422
- 3. Output data format:
  - -- RGB (565, 555, 888)
  - -- Packaged data YUV422
- 4. Color convention coefficient: configurable (CSC enable)
- 5. Minimum input image size (pixel): 2x2
- 6. Maximum input image size (pixel): 4095x4095
- 7. Maximum output image size (pixel):
  - -- Width: up to 4095 (without vertical resizing) up to **1280** (with vertical resizing)
  - --Height: up to 4095
- 8. Image resizing:
  - -- Up scaling ratios up to 1:2 in fractional steps with 1/32 accuracy
  - -- Down scaling ratios up to 31:1 in fractional steps with 1/32 accuracy

### 22.2 Block




Figure 1 The Block about the IPU

<sup>\*</sup>For more details, refer to Appendix



# 23 Data flow

## 23.1 Input data

- 1. Separated YUV (or YcbCr/RGB; the following use YUV for convenience) Frame case: Y, U, V data would be fetched from external memory by DMA burst read operation.
- 2. Packaged YUV422 case: Packaged YUV data would be fetched from external memory by DMA burst read operation.

### 23.2 Output data

- 1. DMA output to external memory case: The output data format could be RGB (565, 555, 888) or YUV (package), and the data would be stored to the external memory by DMA burst write operation.
- 2. Flow into LCDC case: The output data format can be RGB or YUV (package), and the transfer would not cross AHB BUS.

#### 23.3 Resize Coefficients LUT

The resize coefficients look up table is preset by software according to specific format (see <u>24.33</u>, <u>24.34</u>, <u>24.35</u> for detail). There are 2 tables to support independent horizontal and vertical scaling. Each table has 32 entries that can accommodate up to 32 coefficients.



# 24 Registers Descriptions

The physical address base for the address-mapped registers of IPU is **0x13080000**.

The following table will show all the register address.

Table 1 register list

NAME	Offset	Descript
IPU CONTROL	0x0	IPU global controller
IPU_STATUS	0x4	IPU global status register
D_FMT	0x8	IPU data format register
Y_ADDR	0xC	Source Y base address
U_ADDR	0x10	Source U base address
V_ADDR	0x14	Source V base address
IN_FM_GS	0x18	Input Geometric Size (height and width)
Y_STRIDE	0x1C	Source Y frame stride
UV_STRIDE	0x20	Source U and V frame stride
OUT_ADDR	0x24	Result frame base address
OUT_GS	0x28	Result frame size (height and width)
OUT_STRIDE	0x2C	Result frame stride
RSZ_COEF_INDEX	0x30	Resize Coefficients Table Index
CSC_C0_COEF	0x34	Color conversion Coefficient
CSC_C1_COEF	0x38	Color conversion Coefficient
CSC_C2_COEF	0x3C	Color conversion Coefficient
CSC C3 COEF	0x40	Color conversion Coefficient
CSC C4 COEF	0x44	Color conversion Coefficient
HRSZ COEF LUT	0x48	Horizontal Resize Coefficients Look Up Table
VRSZ_COEF_LUT	0x4C	Vertical Resize Coefficients Look Up Table
CSC_OFSET_PARA	0x50	Color conversion offset Coefficient
Y_PHY_T_ADDR	0x54	Base address of the source Y's physical address map table
U_PHY_T_ADDR	0x58	Base address of the source U's physical address map table
V_PHY_T_ADDR	0x5C	Base address of the source V's physical address map table
OUT_PHY_T_ADDR	0x60	Base address of the destination's physical address map table
IPU_ADDR_CTRL	0x64	IPU address set controller
Y_ADDR_N	0x84	Source Y base address of next frame
U_ADDR_N	0x88	Source U base address of next frame
V_ADDR_N	0x8C	Source V base address of next frame
OUT_ADDR_N	0x90	Result frame base address of next frame
Y_PHY_T_ADDR_N	0x94	Base address of the source Y's physical address map table for next frame
U_PHY_T_ADDR_N	0x98	Base address of the source U's physical address map table for next frame
V_PHY_T_ADDR_N	0x9C	Base address of the source V's physical address map table for next frame
OUT_PHY_T_ADDR	0xA0	Base address of the destination's physical address map table for next
		frame



# 24.1 IPU Control Register

	ΙΡΙ	J_(	COI	NTF	ROI	L																									(	0x0
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												ADDR_SEL			DFIX_SEL	FIELD_SEL	FIELD_CONF	DISP_SEL	DPAGE_MAP	SPAGE_MAP	CDC_SEL	SPKG_SEL	V_SCALE	H_SCALE	IPU_STOP	IPU_RST	FM_IRQ_EN	CSC_EN	VRSZ_EN	HRSZ_EN	IPU_RUN	CHIP_EN
RST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits	Name	Description	R/W
31:22	Reserved	Writing has no effect, read as zero.	R
20	ADDR_SEL*3	IPU address mode selector:	RW
		0: IPU source and destination address only can be	
		modified when IPU is free. (IPU_jz4750 support)	
		1: IPU source and destination address can be	
		modified anytime.	
19:18	Reserved	Write has no effect, read as zero	R
17	DFIX_ SEL	Fixed destination address choose	RW
		(Valid when LCDC_SEL == 0):	
		0: not use the fixed address	
		1: use the fixed address	
16	FIELD_SEL *1	Destination field choose:	RW
		(Valid when FIELD_CONF_EN == 1)	
		0: top field	
		1: bottom field	
15	FIELD_CONF_EN *1	FIELD_SEL mask::	W
		0: do not change FIELD_SEL	
		1: configure FIELD_SEL	
		Read as zero	
14	DISP_SEL	Destination display choose:	RW
		0: frame display mode	
		1: field display mode	
13	DPAGE_MAP	Destination address page mapping choose:	RW
		0: not use the page mapping	
		1: use the page mapping	
12	SPAGE_MAP	Source address page mapping choose:	RW
		0: not use the page mapping	
		1: use the page mapping	
11	LCDC_SEL	Output data destination choose:	RW
		0: output to external memory	
		1: output to LCDC FIFO	




l In	genic		
10	SPKG_SEL	Input data case choose:	RW
		0: Separated YUV Frame	
		1: Packaged YUV422	
9	V_SCALE	Vertical direction scale flag.	RW
		0: down scaling; 1: up scaling	
8	H_SCALE	Horizontal direction scale flag.	RW
		0: down scaling;	
		1: up scaling	
7	IPU_STOP	Stop IPU:1: stop IPU (valid when LCDC_SEL==0)	W
		When stop IPU, the IPU will not stop until the end flag	
		turn to 1.	
6	IPU_RST *2	Reset IPU. Writing 1: reset IPU; 0: no effect.	W
		Read as zero	
5	FM_IRQ_EN	Frame process finish interrupt enable.	RW
		1: enable; 0: disable	
4	CSC_EN	CSC enable. 1: enable; 0: disable	RW
3	VRSZ_EN	Vertical Resize enable. 1: enable; 0: disable	RW
2	HRSZ_EN	Horizontal Resize enable. 1: enable; 0: disable	RW
1	IPU_RUN	Run the IPU 1: run	RW
		Software just can set 1 to IPU_RUN	
0	CHIP_EN	IPU chip enable. 1: enable; 0: disable	RW
	_		

#### **NOTES:**

- \*1. The FIELD\_SEL will work when the DISP\_ SEL is 1, which indicates the IPU is under the field display mode. And the IPU will output the picture from the initial field (top or bottom) to the next field (bottom or top) automatically. The initial field can be configured by setting the FIELD\_SEL to 0 or 1 with FIELD\_CONF\_EN is 1. The FIELD\_CONF\_EN is just the trigger that controls the FIELD\_SEL valuation.
- \*2. Setting 1 to IPU\_RST can reset all registers except the CHIP\_EN immediately, but user must make sure the IPU is free when need to assert IPU\_RST.
- \*3. When ADD\_SEL is set to 0, the address set method will be the same to IPU\_jz4750, and people can set frame address of IPU just like the way in JZ4750. **But** when the ADD\_SEL is 1, the way to set address will change. If the user has set or change some addresses for IPU, it should set the correspond bits in IPU\_ADDR\_CTRL to 1 to tell IPU that new address can be used. In this way, the new address can be set anytime and the users need not to wait end-flag.

## 24.2 IPU Status Register






Bits	Name	Description	R/W
31:2	Reserved	Writing has no effect, read as zero.	R
2	SIZE_ERR	The size error flag: 1: size error; 0: size ok	R
1	FMT_ERR	IPU format error flag. 1: format error; 0: format OK	R
0	OUT_END *1	Output termination flag. 1: finished; 0: not finished	R/W

#### **NOTES:**

\*1. If IPU\_CONTROL.FM\_IRQ\_EN has been set 1, once OUT\_END is set value 1 which denotes a frame's post process done, an low level active interrupt request will be issued until corresponding software handler read IPU\_STATUS and clean end flag.

When the IPU\_CONTROL.FM\_LCDC\_SEL has been set 1, and the IPU has finished one transfer, the LCDC and CPU need to occupy the IPU control. The IPU will monitor the request signal from LCDC and the read signal from the CPU, then it will determine whether re-configure itself by the CPU if the CPU read first or output the same frame to LCDC again if the LCDC get the control.

## 24.3 IPU address control register




Bits	Name	Description	R/W									
31:8	Reserved	Writing has no effect, read as zero.										
7	PTD_READY	New destination physical address mapping table base address ready.	RW									
6	PTV_READY	New source V physical address mapping table base address ready.	RW									
5	PTU_READY	New source U physical address mapping table base address ready.	RW									
4	PTY_READY	New source Y physical address mapping table base address ready.	RW									
3	D_READY	New destination address ready										
2	V_READY	New source V address ready										
1	U_READY	New source U address ready	RW									
0	Y_READY	New source Y address ready	RW									



#### **NOTES:**

- 1. When the xx\_READY bit has been set 1, the IPU will use the new corresponding address in the next frame, and use the old address value whose corresponding bit in IPU\_ADDR\_CTRL is 0.
- 2. IPU\_ADDR\_CTRL works when IPU\_CONTROL. ADDR\_SEL is 1.
- 3. When the IPU has fetched the new address, it will clear the IPU\_ADDR\_CTRL to 0.

## 24.4 Data Format Register




Bits	Name	Description	R/W						
31:25	Reserved	Vriting has no effect, read as zero.							
24	RGB_888_	RGB888 output format indicator (only used in RGB888 out)							
	OUT_FMT	0: the low 24 bits will be the pixel in a word							
		1: the high 24 bits will be the pixel in a word							
23:21	RGB_OUT_	Output data packaged offset (only used in RGB out)	RW						
	OFT	000: RGB							
		001: RBG							
		010: GBR							
		011: GRB							
		100: BRG							
		101: BGR							
		Others: reserved							
20:19	OUT_FMT	Indicates the destination data format:	RW						
		00: RGB555							
		01: RGB565							
		10: RGB888							
		11: YUV422 package							
18:16	YUV_PKG_	Output data packaged offset (only used in CSC disable	RW						
	OUT_OFT	case and in the YUV422 packaged case)							
		000: Y <sub>1</sub> UY <sub>0</sub> V							
		001: Y <sub>1</sub> VY <sub>0</sub> U							
		010: UY1VY0							
		011: VY1UY0							
		100: Y <sub>0</sub> UY <sub>1</sub> V							
		101: Y <sub>0</sub> VY <sub>1</sub> U							
		110: UY <sub>0</sub> VY <sub>1</sub>							
		111: VY <sub>0</sub> UY <sub>1</sub>							
15: 4	Reserved	Writing has no effect, read as zero.	R						



3:2	IN_OFT	Input data packaged offset (only used in YUV422 packaged case)	RW
		00: Y <sub>1</sub> UY <sub>0</sub> V	
		10: UY <sub>1</sub> VY <sub>0</sub> 11: VY <sub>1</sub> UY <sub>0</sub>	
1:0	IN_FMT	Indicates the source data format:	RW
		00: YUV 4:2:0	
		10: YUV 4:4:4 11: YUV 4:1:1	

## 24.5 Input Y Data Address Register




Bits	Name	Description	R/W
31:0	Y_ADDR *1	In separated Frame case, it indicates the source	RW
		Y data buffer's start address.	
		In YUV422 package case, it indicates the start	
		address of the packaged Frame.	

#### NOTE:

- 1. When the IPU\_CONTROL.SPAGE\_MAP == 1, the Y\_ADDR should be the **low 12** bits of the start virtual address.
- 2. Y\_ADDR should be word align.

## 24.6 Input U Data Address Register



Bits	Name	Description	R/W
31:0	U_ADDR *1	The source U data buffer's start address of	RW
		separated frame case.	

#### NOTE:

1. When the IPU\_CONTROL.SPAGE\_MAP == 1, the U\_ADDR should be the **low 12** bits of the start virtual



address.

2. U\_ADDR should be word align.

## 24.7 Input V Data Address Register




Bits	Name	Description	R/W
31:0	V_ADDR	The source V data buffer's start address of separated	RW
		Frame case	

#### NOTE:


- 1. When the IPU\_CONTROL.SPAGE\_MAP == 1, the V\_ADDR should be the **low 12** bits of the start virtual address.
- 2. V\_ADDR should be word align.

## 24.8 Input Y physics table address



Bits	Name	Description	R/W
31:0	Y_PHY_T_	The start address of the physics-mapping table about the Y	RW
	ADDR	data. (This register will act when the IPU_CONTROL.PAGE_MAP is	
		valid)	


# 24.9 Input U physics table address






Bits	Name	Description	R/W
31:0	U_PHY_T_	The start address of the physics-mapping table about the U	RW
	ADDR	data. (This register will work when the IPU_CONTROL.PAGE_MAP	
		is valid)	

# 24.10 Input V physics table address



Bits	Name	Description	R/W
31:0	V_PHY_T_	The start address of the physics mapping table about the V	RW
	ADDR	data (This register will work when the IPU_CONTROL.PAGE_MAP	
		is valid)	

## 24.11 OUT physics table address



Bits	Name	Description	R/W
31:0	OUT_PHY_T_	The start address of the physics mapping table about the	RW
	ADDR	data which will be DMA out (This register will work when the	
		IPU_CONTROL.PAGE_MAP is valid)	


## 24.12 Input Y Data Address of next frame Register

	Y_ADI	DR_N																									0	x84
Bit	31 30	29 28 2°	7 26	25	24 2	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



Bits	Name	Description	R/W
31:0	Y_ADDR_N	In separated Frame case, it indicates the source	R
		Y data buffer's start address of the next frame.	
		In YUV422 package case, it indicates the start	
		address of the packaged Frame of the next frame.	

# 24.13 Input U Data Address of next frame Register




Bits	Name	Description	R/W
31:0	U_ADDR_N	The source U data buffer's start address of the next frame in	RW
		separated frame case.	

#### NOTE:

1. When the IPU\_CONTROL.SPAGE\_MAP == 1, the U\_ADDR\_N will be the **low 12** bits of the start virtual address.

# 24.14 Input V Data Address of next frame Register



Bits	Name	Description	R/W
31:0	V_ADDR_N	The source V data buffer's start address of the next frame in	RW
		separated frame case.	


#### **NOTE:**

1. When the IPU\_CONTROL.SPAGE\_MAP == 1, the V\_ADDR\_N will be the **low 12** bits of the start virtual




address.

## 24.15 Input Y physics table address of next frame




Bits	Name	Description	R/W
31:0	Y_PHY_T_	The start address of the physics-mapping table about the Y	R
	ADDR N	data of the next frame.	

## 24.16 Input U physics table address of next frame



Bits	Name	Description	R/W
31:0	U_PHY_T_	The start address of the physics-mapping table about the U	R
	ADDR	data of the next frame.	


## 24.17 Input V physics table address of next frame






Bits	Name	Description	R/W
31:0	V_PHY_T_	The start address of the physics mapping table about the V	R
	ADDR	data of the next frame.	

## 24.18 OUT physics table address of next frame



Bits	Name	Description	R/W
31:0	OUT_PHY_T_	The start address of the physics mapping table about the	R
	ADDR_N	next frame's data which will be DMA out.	

## 24.19 ADDRESS Mapping




The Y (U, V, OUT)\_PHY\_T\_ADDR should store the **base address** of the Y (U, V, OUT) physics-mapping table. In the Y (U, V, OUT) physics-mapping table, it should contain different physics page base address, and the physics page must be 4KB align.

## 24.20 Input Geometric Size Register


IN_FM_GS										0x18																		
Bit	31 30	29 28	27	26 25	24	23	22	21 2	0 19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0





Bits	Name	Description	R/W
31:28	Reserved	Writing has no effect, read as zero.	R
27:16	IN_FM_W	The width of the input frame (unit: byte). Y data width is the same as this value while U/V or Cb/Cr data width should do relatively zoom in according to the source data format. And in the package pattern, this value should be the Y data width also.	RW
15:12	Reserved	Writing has no effect, read as zero.	R
11:0	IN_FM_H	The height of the input frame (unit: byte). Y data width is same as this value while U/V or Cb/Cr data width should do relatively zoom in according to the source data format.	RW


# 24.21 Input Y Data Line Stride Register



Bits	Name	Description	R/W
31:14	Reserved	Writing has no effect, read as zero.	R
13:0	Y_S	The line stride of the source Y data in the external memory	
		of separated Frame case or packaged YUV Frame stride.	RW
		(Unit: byte)	

<sup>\*</sup>Note: Y\_S should be world align.

### 24.22 Input UV Data Line Stride Register






Bits	Name	Description	R/W
31:29	Reserved	Writing has no effect, read as zero.	R
28:16	U_S	The line stride of the source U data in the external memory. (Unit: byte)	RW
15:13	Reserved	Writing has no effect, read as zero.	R
12:0	V_S	The line stride of the source V data in the external memory. (Unit: byte)	RW

<sup>\*</sup>Note: U\_S and V\_S should be word align.

## 24.23 Output Frame Start Address Register




Bits	Name	Description	R/W
31:0	OUT_ADDR *1	The output buffer's start address.	RW

**NOTE:** \*1. When the IPU\_CONTROL.DPAGE\_MAP == 1, the OUT\_ADDR should be the low 12 bits of the start virtual address.

2. it should be word align.

### 24.24 Output Data Address of next frame Register






**NOTE:** \*1. When the IPU\_CONTROL.DPAGE\_MAP == 1, the OUT\_ADDR should be the low 12 bits of the start virtual address.

2. it should be word align.

## 24.25 Output Geometric Size Register



Bits	Name	Description	R/W
31	Reserved	Writing has no effect, read as zero.	R
30:16	OUT_FM_W	The width of the output destination frame (unit: byte).	RW
15:13	Reserved	Writing has no effect, read as zero.	R
12:0	OUT_FM_H	The height of the output destination frame (unit: byte).	RW


#### Note:

- 1. In the **package** out pattern, the OUT\_FM\_W should be the **pixel number** in a line.
- 2. In the RGB out pattern, the OUT\_FM\_W should be the data space width in the RAM.
- 3. In the out package pattern, the OUT\_FM\_W should better be even number, else IPU will fill the last Y pixel result with the last second Y pixel automatically.

For example: when the OUT\_FM\_W is an odd number (A), and the result will be like that: Y0, U, Y0, V

And when the OUT FM W is an even number (A+1), and the result is Y1, U, Y0, V

## 24.26 Output Data Line Stride Register




	Bits	Name	Description	R/W
ĺ	31:16	Reserved	Writing has no effect, read as zero.	R
	15:0	OUT_S	The line stride of the destination data buffer in the external	RW



memory. (Unit: byte)


## 24.27 Resize Coefficients Table Index Register



Bits	Name	Description	
31:21	Reserved	Writing has no effect, read as zero.	
20:16	HE_IDX *1	Indicates the end address of the horizontal resize look up table.	RW
15:5	Reserved	Writing has no effect, read as zero.	R
4:0	VE_IDX *1	Indicates the end address of the vertical resize look up table.	RW

**Note:** The HE\_IDX (VE\_IDX) should be the depth of the horizontal (vertical) resize look up table **minus 1**.

## 24.28 CSC C0 Coefficient Register



Bits	Name	Description	R/W
31:12	Reserved	Writing has no effect, read as zero.	R
11:0	C0_COEF	The C0 coefficient of the YUV/YCbCr to RGB conversion.	RW
		C0_COEF = [C0 * 1024 + 0.5]	KVV

#### Note:


 $R = C0*(Y - LUMA_OF) + C1*(Cr-CHROM_OF)$ 

G = C0\*(Y - LUMA OF) - C2\*(Cb-CHROM OF) - C3\*(Cr-CHROM OF)

 $B = C0*(Y - LUMA\_OF) + C4*(Cb-CHROM\_OF)$ 



## 24.29 CSC C1 Coefficient Register



BitsNameDescriptionR/W31:12ReservedWriting has no effect, read as zero.R11:0C1\_COEFThe C1 coefficient of the YUV/YCbCr to RGB conversion.RW

 $C1\_COEF = [C1 * 1024 + 0.5]$ 


#### Note:

 $R = C0*(Y - LUMA_OF) + C1*(Cr-CHROM_OF)$ 

 $G = C0*(Y - LUMA\_OF) - C2*(Cb-CHROM\_OF) - C3*(Cr-CHROM\_OF)$ 

 $B = C0*(Y - LUMA_OF) + C4*(Cb-CHROM_OF)$ 

## 24.30 CSC C2 Coefficient Register



Bits	Name	Description	R/W
31:12	Reserved	Writing has no effect, read as zero.	R
11:0	C2_COEF	The C2 coefficient of the YUV/YCbCr to RGB conversion.	RW
		C2 COEF = [C2 * 1024 + 0.5]	ΓVV

#### Note:


 $R = C0*(Y - LUMA_OF) + C1*(Cr-CHROM_OF)$ 

G = C0\*(Y - LUMA OF) - C2\*(Cb-CHROM OF) - C3\*(Cr-CHROM OF)

 $B = C0*(Y - LUMA\_OF) + C4*(Cb-CHROM\_OF)$ 



## 24.31 CSC C3 Coefficient Register



Bits	Name	Description	R/W
31:12	Reserved	Writing has no effect, read as zero.	R
11:0	C3_COEF	The C3 coefficient of the YUV/YCbCr to RGB conversion.	RW
		C3 COEF = [C3 * 1024 + 0.5]	ΓVV


#### Note:

 $R = C0*(Y - LUMA_OF) + C1*(Cr-CHROM_OF)$ 

 $G = C0*(Y - LUMA\_OF) - C2*(Cb-CHROM\_OF) - C3*(Cr-CHROM\_OF)$ 

 $B = C0*(Y - LUMA_OF) + C4*(Cb-CHROM_OF)$ 

## 24.32 CSC C4 Coefficient Register



Bits	Name	Description	R/W
31:12	Reserved	Writing has no effect, read as zero.	R
11:0	C4_COEF	The C4 coefficient of the YUV/YCbCr to RGB conversion.	RW
		C4_COEF = [C4 * 1024 + 0.5]	LVV

## Note:


R = C0\*(Y - LUMA OF) + C1\*(Cr-CHROM OF)

 $G = C0*(Y - LUMA\_OF) - C2*(Cb-CHROM\_OF) - C3*(Cr-CHROM\_OF)$ 

 $B = C0*(Y - LUMA\_OF) + C4*(Cb-CHROM\_OF)$ 



# 24.33 Horizontal Resize Coefficients Look Up Table Register group



Bits	Name	Description	R/W
31:13	Reserved	Writing has no effect, read as zero.	R
12	START	This bit will indicate the horizontal coefficient writing start. The IPU will reset the entire horizontal coefficient and waiting the new coefficient writing	
11:2	W_COEF	Weighting coefficients, 10 bits length, that is to say the precision is $1/512$ .  For up-scaling, $W_k = 1 - (k*n/m - [k*n/m]), k = 0, 1, \dots m-1.$ For down-scaling, $for (t=0, k=0; k < n; k++) \{$ $If ([(t*n+1)/m] - k >=1) \{ W_k = 0; \}$ $else if ((t*n+1)/m - k == 0) \{ W_k = 1; t++; \}$ $else \{ W_k = 1 - ((t*n+1)/m - [t*n/m]); t++; \}$ $W_COEF_k = [512 * W_k] \text{ (stands for get the rounding integer,}$ $[20.33] = 20 \text{ while } [20.66] = 21)$ Here n stands for original pixel points, m stands for pixel points after resize. For example down-scaling 5:3, n = 5, m = 3.  Moreover, m and n are prime, that is, for example 8:2 should be converted to 4:1.  When IPU_CONTROL.RSZ_EN set as 1 and m:n = 1:1, all coefficients should be calculated as up-scale case.	W
1	IN_EN	Flag for whether new pixel would be used.  IN_EN = 0, no new pixel  IN_EN = 1, one new pixel  In down scale case, IN_EN always equals 1.  In up scale case,	RW



```
For (i=0, k=0; k < m; k++) {
                         If(i \le k^*n/m) \{ IN\_EN_k = 1; i++; \}
                         else { IN_EN_k = 0;}
0
         OUT_EN
                       Flag for whether current interpolation would be output.
                                                                                          RW
                         OUT EN = 0, current interpolation would not be output
                         OUT_EN = 1, current interpolation would be output
                       In up scale case, OUT_EN always equals 1.
                       In down scale case,
                       For (t=0, k=0; k < n; k++) {
                         If([(t*n+1)/m] - k >=1)
                            OUT_EN _k = 0;
                         else {OUT EN k = 1; t++;}
                       }
```

#### **NOTES:**

The coefficient number equals to max (m, n). HLUT (horizontal look up table) and VLUT (vertical look up table) are independent, so the two tables may have different coefficient number. Therefore,

 $RSZ\_COEF\_INDEX.VIDX$  = The coefficient number of VLUT-1

RSZ COEF INDEX.HIDX = The coefficient number of HLUT - 1

Moreover, when m=1 for down-scaling, discard above formula and use following rules:

- 1.  $W_COEF_0 = 256 (W_0 = 0.5)$ , and  $W_COEF_{1 \sim n-1} = 0$
- 2. IN EN always equals 1
- 3. OUT\_EN<sub>0</sub> = 1, and OUT\_EN<sub>1 ~ n-1</sub> = 0

Following are two examples of setting LUT

Resize coefficients for 7:3

W	W_COE	IN_EN	OUT_EN	Pixel	Pixel	OUT
	F			1	2	
2/3	341	1	1	P [0]	P [1]	P [0] * 2/3 + P [1] * 1/3
0	0	1	0	P [1]	P [2]	No new pixel out
1/3	171	1	1	P [2]	P [3]	P [2] * 1/3 + P [3] * 2/3
0	0	1	0	P [3]	P [4]	No new pixel out
0	0	1	0	P [4]	P [5]	No new pixel out
1	512	1	1	P [5]	P [6]	P [5] * 1 + P [6] * 0
0	0	1	0	P [6]	P [7]	No new pixel out


#### Resize coefficients for 3:5

W	W_COE	IN_EN	OUT_EN	Pixel	Pixel	OUT
	F			1	2	
1	512	1	1	P [0]	P [1]	P [0] * 1 + P [1] * 0
2/5	205	0	1	P [0]	P [1]	P [0] * 2/5 + P [1] * 3/5



4/5	410	1	1	P [1]	P [2]	P [1] * 4/5 + P [2] * 1/5
1/5	102	0	1	P [1]	P [2]	P [1] * 1/5 + P [2] * 4/5
3/5	307	1	1	P [2]	P [3]	P [2] * 3/5 + P [3] * 2/5

## 24.34 Vertical Resize Coefficients Look Up Table Register group



<sup>\*</sup>Function descriptions are same as horizontal LUT.

## 24.35 Calculation for Resized width and height

For software, to preset correct value for register OUT\_GS, please refer to following formula.

Set IW stand for original input frame width, IH stand for original input frame height, OW stand for new frame width after resize, OH stand for new frame height after resize.

#### In Up-scale case (n < m):

$$OW = [(IW - 1) * (m/n)] + 1;$$

$$Else OW = [(IW - 1) * (m/n)] + 2;$$

$$If [(IH - 1) * (m/n)] * (n/m) == (IH - 1) then$$

$$OH = [(IH - 1) * (m/n)] + 1;$$

$$Else OH = [(IH - 1) * (m/n)] + 2;$$

$$In Down-scale case (n>m):$$

$$If [(IW - 1) * (m/n)] * (n/m) == (IW - 1) then$$

$$OW = [(IW - 1) * (m/n)];$$

$$Else OW = [(IW - 1) * (m/n)] + 1;$$

$$If [(IH - 1) * (m/n)] * (n/m) == (IH - 1) then$$

$$OH = [(IH - 1) * (m/n)];$$

$$Else OH = [(IH - 1) * (m/n)] + 1;$$

If [(IW - 1) \* (m/n)] \* (n/m) ==(IW-1) then

#### For example:


A 36x46 frame with the horizontal resize ratio of 4:5 (up-scale) and vertical resize ratio of 7:6 (down-scale), by the expressions above we get its new size after resize from the following process.

For Width: 
$$[(36 - 1) * (5/4)] * (4/5) = 34.4 \neq (36-1)$$
  
So OW =  $[(36 - 1) * (5/4)] + 2 = 45$   
For Height:  $[(46 - 1) * (6/7)] * (7/6) = 44.33 \neq (46 - 1)$ 



So OH = [(46 - 1) \* (6/7)] + 1 = 39

## 24.36 CSC Offset Parameter Register



Bits	Name	Description	R/W
31:24	Reserved	Writing has no effect, read as zero.	R
23:16	CHROM_OF	Chroma offset value	RW
15:8	Reserved	Writing has no effect, read as zero.	R
7:0	LUMA OF	Luma offset value	RW

#### Note:

 $R = C0*(Y - LUMA_OF) + C1*(Cr-CHROM_OF)$ 


 $G = C0*(Y - LUMA\_OF) - C2*(Cb-CHROM\_OF) - C3*(Cr-CHROM\_OF)$ 

 $B = C0*(Y - LUMA_OF) + C4*(Cb-CHROM_OF)$ 




# 25 IPU Operation Flow

## 25.1 Data out to frame buffer





## 25.2 Data out to lcdc



Jz4725B Multimedia Application Processor Programming Manual, Revision 1.0

Copyright® 2005-2007 Ingenic Semiconductor Co., Ltd. All rights reserved.



Polling end flag of IPU

# 26 Operation example

Table 5.1 no mapping mode

Step	Action					
Base	Chip_enable()					
Base_0	ipu_addr_sel(1);					
0	Do { } while {!polling_end_flag}					
1	set_primary_ctrl(VRSZ_ENABLE, HRSZ_ENABLE, CSC_EN, irq_en ); //					
2	set_source_ctrl(source_pkg_sel, SPAGE_SEL);					
3	set_out_ctrl(lcdc_sel, DPAGE_SEL, DISP_SEL, FIELD_SEL, FIELD_CONF_EN ) ;					
4	set_scale_ctrl(V_SCALE, H_SCALE );					
5	set_ipu_fmt(RGB888_OUT_FMT, OUT_OFT_RGB, OUT_FMT, OUT_Y1UY0V,					
	IN_OF_YUYV, IN_FM_YUV444 );					
6	set_inframe_gsize(FIN_W, FIN_H, FIN_Y_STRIDE, FIN_U_STRIDE, FIN_V_STRIDE );					
7	set_y_addr((unsigned int)fin_y & 0x1FFFFFFF);					
	set_u_addr((unsigned int)fin_y & 0x1FFFFFFF);					
	set_v_addr((unsigned int)fin_y & 0x1FFFFFF);					
8	set_outframe_gsize(FOUT_W, FOUT_H , FOUT_STRIDE);					
9	set_out_addr((unsigned int)fout & 0x00000FFF);					
9A	set_addr_ready(0xFF);					
	note: this step is necessary when ipu address set mode is 1					
10	set_csc_c0(YUV_CSC_C0);					
	set_csc_c1(YUV_CSC_C1);					
	set_csc_c2(YUV_CSC_C2);					
	set_csc_c3(YUV_CSC_C3);					
	set_csc_c4(YUV_CSC_C4);					
11	set_csc_ofset_para ( 128, 0 ) ;					
12	set_rsz_lut_end(H_MAX_LUT-1, V_MAX_LUT-1);					
13	start_hlut_coef_write();					
	note: This step is necessary before write new LUT					
14	for (i=0;i <h_max_lut;i++) td="" {<=""></h_max_lut;i++)>					
	set_hrsz_lut_coef(h_lut[i].coef, h_lut[i].in_n, h_lut[i].out_n);					
	}					
15	start_vlut_coef_write();					
	note: This step is necessary before write new LUT					
16	for (i=0;i <v_max_lut;i++) td="" {<=""></v_max_lut;i++)>					
	set_vrsz_lut_coef(v_lut[i].coef, v_lut[i].in_n, v_lut[i].out_n);					
	}					
17	Clean_end_flag();					
	run_ipu();					



Table 5.2 mapping mode

```
Step
          Action
Prepare
         y_phy_table[0] = ((unsigned int)fin_y & 0x0FFFF000) | 0x200000000;
          u phy table[0] = ((unsigned int)fin u & 0x0FFFF000) | 0x20000000;
          v_phy_table[0] = ((unsigned int)fin_v & 0x0FFFF000) | 0x20000000 ;
                       out_phy_table[0] = ((unsigned int)fout & 0x0FFFF000) | 0x20000000 ;
            for (i = 1; i < 100; i++){
              y_phy_table[i] = y_phy_table[i-1] + 4096;
              u phy table[i] = u phy table[i-1] + 4096;
              v_phy_table[i] = v_phy_table[i-1] + 4096;
                                   out phy table[i] = out phy table[i-1] + 4096;
 Base
          Chip_enable()
Base_0
                                             ipu_addr_sel(1);
   0
          Do { } while {!polling end flag}
   1
          set primary ctrl(VRSZ ENABLE, HRSZ ENABLE, CSC EN, irg en ); //
   2
          set_source_ctrl(source_pkg_sel, SPAGE_SEL);
          set out ctrl(lcdc sel, DPAGE SEL, DISP SEL, FIELD SEL, FIELD CONF EN );
   3
   4
          set_scale_ctrl(V_SCALE, H_SCALE );
   5
          set ipu fmt(RGB888 OUT FMT, OUT OFT RGB, OUT FMT, OUT Y1UY0V,
                    IN_OF_YUYV, IN_FM_YUV444 );
   6
          set_inframe_gsize(FIN_W, FIN_H, FIN_Y_STRIDE, FIN_U_STRIDE, FIN_V_STRIDE);
   7
          set y addr((unsigned int)fin y & 0xFFF);
          set_u_addr((unsigned int)fin_y & 0xFFF);
          set v addr((unsigned int)fin y & 0xFFF);
          set_outframe_gsize(FOUT_W, FOUT_H, FOUT_STRIDE);
   8
   9
          set out addr((unsigned int)fout & 0x00000FFF);
  10
          set_y_phy_t_addr((unsigned int)y_phy_table & 0x1FFFFFF);
          set_u_phy_t_addr((unsigned int)u_phy_table & 0x1FFFFFFF);
          set_v_phy_t_addr((unsigned int)v_phy_table & 0x1FFFFFFF);
          set_out_phy_t_addr((unsigned int)out_phy_table & 0x1FFFFFFF);
  10A
          set addr ready(0xFF);
          note: this step is necessary when ipu address set mode is 1
  11
          set csc c0(YUV CSC C0);
          set csc c1(YUV CSC C1);
          set_csc_c2(YUV_CSC_C2);
          set csc c3(YUV CSC C3);
          set_csc_c4(YUV_CSC_C4);
   12
          set csc ofset para (128, 0);
          set_rsz_lut_end(H_MAX_LUT-1, V_MAX_LUT-1);
  13
```



```
14
        start_hlut_coef_write();
        note: This step is necessary before write new LUT
15
          for (i=0;i<H_MAX_LUT;i++) {
             set\_hrsz\_lut\_coef(h\_lut[i].coef,\ h\_lut[i].in\_n,\ h\_lut[i].out\_n);
16
          start_vlut_coef_write();
        note: This step is necessary before write new LUT
17
          for (i=0;i<V_MAX_LUT;i++) {
             set_vrsz_lut_coef(v_lut[i].coef, v_lut[i].in_n, v_lut[i].out_n);
          }
18
        Clean_end_flag();
        run_ipu();
```



# 27 Appendix

# A1. Resizing size feature

Input size (W x H)		Output size	(W x H)
Min 2x2		Disable	Min: 2x2
		vertical scale	Max: 4095x4095
Max	4095x4095	Enable	Min: 2x2
		vertical scale	Max: 1280x4095

## A2. Color convention feature


Source	Output	Parameter configure (necessary)	
format	format		
RGB	RGB	IPU_CONTROL.CSC_EN =0	
		IPU_CONTROL. SPKG_SEL = 0	
		D_FMT. IN_FMT = 2'b10 (YUV 4:4:4)	
		D_FMT.OUT_FMT = 2'b00, 2'b01, 2'b10	
YUV	RGB	IPU_CONTROL.CSC_EN =1	
		IPU_CONTROL. SPKG_SEL	
		D_FMT. IN_FMT	
		D_FMT. IN_OFT (IPU_CONTROL. SPKG_SEL == 1)	
		D_FMT.OUT_FMT = 2'b00, 2'b01, 2'b10	
		D_FMT.RGB_OUT_OFT.	
		CSC_C0 (1,2,3,4)_COEF, CSC_OFSET_PARA	
YUV	YUV (package)	IPU_CONTROL.CSC_EN =0	
		IPU_CONTROL. SPKG_SEL	
		D_FMT. IN_FMT	
		D_FMT. IN_OFT (IPU_CONTROL. SPKG_SEL == 1)	
		D_FMT.OUT_FMT = 2'b11	



# A3. YUV/YCbCr to RGB CSC Equations

Input data	Matrix	CSC_COEF	
YUV	R = C0*(Y – X0) + C1*(V-128)	CSC_C0_COEF = 0x400	
	G = C'0*(Y - X0) - C2*(U-128) - C3*(V-128)	CSC_C1_COEF= 0x59C	
	B = C0*(Y - X0) + C4*(U-128)	CSC_C2_COEF = 0x161	
	X0: 0	CSC_C3_COEF = 0x2DC	
	C0: 1	CSC_C4_COEF = 0x718	
	C1: 1.4026		
	C2: 0.3444		
	C3: 0.7144		
	C4: 1.7730		
YCbCr	R = C0*(Y - X0) + C1*(Cr-128)	CSC_C0_COEF = 0x4A8	
	G = C0*(Y - X0) - C2*(Cb-128) - C3*(Cr-128)	CSC_C1_COEF = 0x662	
	B = C0*(Y - X0) + C4*(Cb-128)	CSC_C2_COEF = 0x191	
	X0: 16	CSC_C3_COEF = 0x341	
	C0: 1.164	CSC_C4_COEF = 0x811	
	C1: 1.596		
	C2: 0.391		
	C3: 0.813		
	C4: 2.018		


# A4. Output data package format (RGB order)





## A5. Source Data storing format in external memory (separated YUV Frame)

Example: YUV420 118x80 frame



Note: 1. Every line's start address should be word aligned.

- 2. All pixel data should be stored as little-endian format.
- Destination data (RGB) storing format in external memory is similar with above figure, but RGB555
  and RGB565 frame's every line start address can be half-word aligned (RGB888 frame still need
  word aligned).