DIGITAL INTEGRATED CIRCUITS DATA

MN4164-15 MN4164P-15 MN4164-20 MN4164P-20 MN4164-25 MN4164P-25

MN4164 NMOS 65,536 x 1 BIT DYNAMIC RAM

Description

System oriented features include operation from a single +5V ±10% tolerance power supply, direct TTL interfacing capability, onchip addresses and data registers which eliminate the need for interface registers, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of his memory system.

The RAM module also incorporates several flexible operating modes: "Read", "Write", "Read-Modify-Write" cycles, "Page-Mode" operation and "RAS-Only" refresh. Proper control of the clock inputs (RAS, CAS and WRITE) allows common I/O capability, two dimensional chip selection, and extended page boundaries (for operating in page mode).

Features

- 65,536 x 1 RAM, 16-pin package
- Row access time:

150 ns Max. (MN4164-15/MN4164P-15)

200 ns Max. (MN4164-20/MN4164P-20)

250 ns Max. (MN4164-25/MN4164P-25)

Cycle time:

270 ns Max. (MN4164-15/MN4164P-15) 330 ns Max. (MN4164-20/MN4164P-20)

410 ns Max. (MN4164-25/MN4164P-25)

Low power dissipation:

275 mW Max, (active)

27.5 mW Max. (standby)

- Single 5V supply, ±10% tolerance
- 128 refresh cycles/2ms

64


OR 16

003693

6 BN

3(93

The device specifications are subject to change without prior notice. While every precaution has been taken in the preparation of this data sheet, the publisher assumes no responsibility for patent liability



______ 7214

T213

Ъ Ь


Tai

4**5**T

٩


657 ď






(16 PIN PLASTIC DIL)

with respect to the use of the information contained herein.





Pin Names	Function
A ₀ ~ A ₇	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WRITE	Write Enable
D _{IN}	Data Input
D _{out}	Data Output
V _{cc}	Power (+5V)
V_{SS}	Ground (0V)

Absolute Maximun Bacings

Rating	Symbol	Value	Unit	
Voltage on any Pin relative to V _{SS}	V _{IN} , V _{OUT}	-1.0 to + 7.0	V	
Voltage on V _{CC} Supply relative to V _{SS}	V _{cc}	-1.0 to + 7.0	V	
Operating Temperature	T _{OP}	T _{OP} 0 to + 70		
Storage Temperature	T _{stg}	-55 to +150	°C	
Power Dissipation	P _D	1	w	
Short Circuit Current	I _{os}	50	mA	

Note

Exceeding Absolute Maximum Ratings may cause permanent device damage. Functional operating of the device is not implied outside the operating conditions. Exposure to absolute maximum ratings for extended periods of time may impact device reliability.

Recommended Operating Conditions Institution in

Parameter	Symbol	Min	Тур	Max	Unit	Temperature		
Supply Voltage	V _{cc}	4.5	5.0	5.5	V			
	V _{SS}	0	0	0	V	0°0 70°0		
Input High Voltage, all inputs	V _{IH}	2.2		V _{CC} +1.0V	V	0°C to +70°C		
Input Low Voltage, all inputs	V _{IL}	-1.0	_	0.8	V			

Capacities are $(Ta = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	C _{IN}	_	_	10	pF
Output Capacitance	Соит	_	_	12	pF

DC Character (i.i. Recommenda coperating conditions unless otherwise noted.)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Operating Current Average power supply current (RAS, CAS cycling; t _{RC} = min)	I _{cc1}	_	_	50	mA	1)
Standby Current Power supply current (RAS = CAS = V _{IH})	I _{CC2}	_	_	5	mA	5
Referesh Current Average supply current (RAS cycling, CAS = V _{IH} ; t _{RC} = min)	Іссз	_	_	40	mA	1)
Page Mode Current Average power supply current (RAS = V _{IL} , CAS cycling; t _{PC} = min)	I _{CC4}	_	_	40	mA	1)
Input Leakage Current Input leakage current, any input (0V \leq V _{IN} \leq 5.5V, all other pins not under test = 0V)	ارا	-10	0.1	10	μΑ	
Output Leakage Current (Data out is disabled, $0V \le V_{OUT} \le 5.5V$)	I _{LO}	-10	0.1	10	μΑ	
Output Level Output low voltage (I _{OL} = 4.2 mA)	V _{OL}	-	_	0.4	V	
Output Level Output high voltage ($I_{OH} = -5 \text{ mA}$)	V _{OH}	2.4		-	V	

typic:

$$I(t_{RC}) = \frac{t_{RC} \min x I (t_{RC} \min) + (t_{RC} - t_{RC} \min) x I_{CC2}}{t_{RC}}$$

¹⁾ I_{CC1}, I_{CC3}, I_{CC4} depend on cycle rate and output loading. Specifications are for maximum cycle rate and no load. Supply current may be scaled according to the following equation:

 $\textbf{AC Characteristics}^{3} \leftarrow 2^{3} \quad \text{(Recommended operating conditions unless otherwise noted.)}$


Parameter	Symbol	Unit	MN4164-15 MN4164P-15		MN4164-20 MN4164P-20		MN4164-25 MN4164P-25		Ness
			Min	Max	Min	Max	Min	Max	Note
Refresh period	t _{REF}	ms		2	_	2	_	2	
Random read or write cycle time	t _{RC})	ns	270	_	330	_	410		
Read-write cycle time	t _{RWC}	ns	310	_	375	_	515	_	
Page mode cycle time	t _{PC}	ns	170		225	_	275	_	
Acces time from RAS	tRAC	ns	_	150	_	200	_	250	4), 6), 8)
Acces time from CAS	tcac	ns	<u> </u>	100	_	135	_	165	5), 6), 8)
Output buffer turn-off delay	toff	ns	0	40	0	50	0	60	7)
Transition time	t _T	ns	3	50	3	50	3	50	3)
RAS precharge time	t _{RP}	ns	100	_	120		150	_	-
RAS pulse width	t _{RAS}	ns	150	10,000	200	10,000	250	10,000	***
RAS hold time	t _{RSH}	ns	100	_	135	_	165		
CAS precharge time	t _{CP}	ns	50		80	_	100	_	
CAS pulse width	t _{CAS}	ns	100	10,000	135	10,000	165	10,000	
CAS hold time	tcsh	ns	150	_	200	_	250	_	
RAS to CAS delay time	tRCD	ns	25	50	25	65	40	85	8)
CAS to RAS precharge time	tcrp	ns	-20	_	-20		-20	_	-,
Row Address set-up time	tasa	ns	0	_	0	_	0	_	
Row Address hold time	tRAH	ns	20		20	_	35	_	***
Column Address set-up time	tASC	ns	–5	_	-5	_	5	_	
Column Address hold time	tcah	ns	45	_	55	_	75	_	
Column Address hold time referenced to RAS	t _{AR}	ns	95	_	120	_	160	_	
Read command set-up time	t _{RCS}	ns	0	_	0	_ +	0	_	
Read command hold time	tRCH	ns	0	_	0	_	0	_	
Write command set-up time	twcs	ns	20	_	-20	_	-20	_	10)
Write command hold time	twch	ns	45	_	55	_	75	_	
Write command hold time referenced to RAS	twcr	ns	95	_	120	_	160	_	
Write command pulse width	t _{WP}	ns	45	_	55	_	75	_	
Write command to RAS lead time	tRWL	ns	60	_	80	_	100	_	
Write command to CAS lead time	t _{CWL}	ns	60	_	80	_	100		
Data-in set-up time	*t _{DS}	ns	0	_	0	_	0	_	9)
Data-in hold time	t _{DH}	ns	45	_	55	_	75	_	9)
Data-in hold time referenced to RAS	t _{DHR}	ns	95	_	120	_	160	_	
CAS to WRITE delay	t _{CWD}	ns	80	_	95		125	-	10)
RAS to WRITE delay	t _{RWD}	ns	130	_ 1	160	_	200	_	10)
Read command hold time referenced to RAS	t _{RRH}	ns	20	••-	25	_	35	_	

Note:


- Several cycles are required after power up or prolonged periods of RAS inactivity (2 ms) before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- 2) AC measurements assume $t_T = 5.0$ ns.
- 3) V_{IH} and V_{IL} are reference levels for measuring signal timings and transition times.
- 4) Assumes that $t_{RCD} \leq t_{RCD}$ (Max).
- 5) Assumes that $t_{RCD} \ge t_{RCD}$ (Max).
- 6) Measure with load equivalent to 2 TTL loads and 100pF.
- 7) t_{OFF} defines the time at which the output enters high impedance state. It is not referenced to levels of V_{IH} and V_{IL} .
- 8) Operation within the t_{RCD} (Max) limit ensures that t_{RAC} (Max) can be met. t_{RCD} is specified as a reference point only; if t_{RCD} is greater than the specifed t_{RCD} limit, then row access time is $t_{RCD} + t_{CAC}$.

- 9) These parameters are referenced to leading edge of CAS (Early-Write) or WRITE (Delayed-Write or Read-Modify-Write) whichever occurs last.
- 10) t_{WCS} , t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included under AC Characteristics as electrical characteristics only. If $t_{WCS} \le t_{WCS}$ (Min), the cycle is an Early-Write cycle and the data out pins will remain open circuit (high impedance) throughout the entire cycle. If $t_{CWD} \ge t_{CWD}$ (Min) and $t_{RWD} \ge t_{RWD}$ (Min), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


READ CYCLE



SAME からさん (新ぬき) タール (利用)




READ-WRITE/READ-MODIFY-WRITE CYCLE




Don't Care

PAGE MODE READ CYCLE




Don't Care


PAGE MODE WRITE CYCLE





PAS ONLY PEFRESH CYCLE





Typical Characters ties Curvos




























Typical Characteristics Curves (Continued)























Typical Characteristics Curves (Continued)



a in Connection stars Curves (Concinued)



Typical Supply Current Wave Finms



Filacconal Description

Address input

The 16 address bits required to decode 1 of the 65,536 cell locations within the RAM module are multiplexed onto the 8 address inputs and latched into the on-chip address latches by externally applying two negative going TTL level clocks. The first clock, Row Address Strobe (RAS), latches the 8 row addresses bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 8 column address bits into the chip. $(A_0 \sim A_7)$ are row and column address input.) Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by defferent delayed internal clocks. The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the CAS clock sequence are inhibited until the occurrence of a delayed signal derived from the RAS clock chain. This "gated CAS" feature allows the CAS clock to be externally activated as soon as the Row Address Hold Time (t_{RAH}) has been satisfied and the address inputs have been changed from row address to column address information.

Note that \overline{CAS} can be activated at any time after t_{RAH} and it will have no effect on the worst case data access time (t_{RAC}) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing specifications result from the internal gating of \overline{CAS} ; they are t_{RCD} (min) and t_{RCD} (max). No data storage or reading errors will result if \overline{CAS} is applied to the RAM module at a point in time beyond the t_{RCD} (max) limit. However, access time will then be determind exclusively by the access time from \overline{CAS} (t_{CAC}) rather than from \overline{RAS} (t_{RAC}), and access time from \overline{RAS} will be increased by the amount that t_{RCD} exceeds the t_{RCD} (max) limit.

Case Ampell South

Data is retrieved from memory in a read cycle by maintainig $\overline{\text{WRITE}}$ in the inactive or high state throghout the portion of the memory cycle in which $\overline{\text{CAS}}$ is active (low). Data read from the selected cell will be available at the output within the specified access time.

Data to be written into a selected cell is latched into an on chip register by a combination of WRITE and CAS while RAS is active. The later of the signals (WRITE or CAS) to make its negative transition is the strobe for the Data in register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low (active) prior to CAS, the D_{IN} is strobed by CAS and the set up and hold times are referenced to CAS.

If the input data is not available at CAS time or if it is desired that the cycle be a Read-Modify-Write cycle, the WRITE signal will be delayed until after CAS has made its

negative transition. In this delayed write cycle, the data input set up and hold times are referenced to the negative edge of \overline{WRITE} rather than \overline{CAS} . (To illustrate this feature, D_{IN} is referenced to \overline{WRITE} in the timing diagrams depicting the "Read-Modify-Write" cycle while the "WRITE" and "Page-Mode-Write" cycle diagrams show D_{IN} referenced to \overline{CAS} .)

Data Output

The normal condition of the data output (D_{OUT}) of the RAM module is a high impedance state. That is to say, any time \overline{CAS} is at a high level, the D_{OUT} pin will be floating. The only time the outputs will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. D_{OUT} will remain valid from access time until \overline{CAS} is taken back to the inactive (high) conditions.

If the memory cycle in progress is "Read" or "Read-Modify-Write" cycle, then the data output will go from the high impedance state to the active condition, and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. Once having gone active the output will remain valid until $\overline{\text{CAS}}$ is taken to the precharge state, whether or not $\overline{\text{RAS}}$ goes into precharge

If the cycle in progress is a "Write" cycle (Write active before $\overline{\text{CAS}}$ goes acrtive), then the output pins will maintain the high impedance throughout the entire cycle.

Note that with this type of output corfiguration, the user is given full control of the D_{OUT} pin simply by controlling the placement of \overline{WRITE} command during write operations, and the pulse width of \overline{CAS} during read operations. Note also that even though data is not latched at the output, data can remain valid from access time until the beginning of a subsequent cycle without paying any penalty in overall memory cycle time (streching cycle). This type of output operation results in some very significant system implications.

Common FO

If all write operations are handled in the "Write" cycle mode (WRITE active before CAS goes active), then DIN can be connected directly to DOUT respectively for common I/O data bus.

RAS and CAS Chip Selection

Only those devices which receive both RAS and CAS signals will execute a read or write cycle. Since DOUT is not latched. CAS is not required to turn off the outputs of unselected memory device in a matrix. This means that both CAS and/or RAS can be decoded for chip selection. If a common CAS scheme is used where RAS is decoded for module selection, then total memory power can be conserved. If both RAS and CAS are decoded, then a two dimensional (X,Y) chip select array can be realized.

Page Mode

The "Page-Mode" feature of the RAM module allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing row address into the chip and maintaing the RAS signal at a logic 0 throughout all succesive memory cycle in which the row address is common. This "Page-Mode" of operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times.

The succesive memory operations in "Page-Mode" may be any sequence of read, write, or read-modify-write operations.

The page boundary of a single RAM module is limited to the 256 column locations determined by all combinations of the 8 column address bits. However, in system applications which utilize more than 65,536 data words (more than one 64K memory block), the page boundary can be extended by using CAS rather than RAS as the chip select signal. RAS is applied to all devices to latch the row address into each device and then CAS is decoded and serves as a page cycle select signal. Only those devices which receive both RAS and CAS signals will execute a read or write cycle.

MATSUSHITA ELECTRONICS CORPORATION

SEMICONDUCTOR DIVISION

Nagaokakyo, Kyoto, Japan

Export Division: MATSUSHITA ELECTRIC TRADING CO., LTD.

 Head Office: P.O. Box 288, Osaka Japan
 U.S. Sales Office: PANASONIC INDUSTRIAL COMPANY. Division of Matsushita Electric Corporation of America Electronics Components Division One Panasonic Way, Secaucus, N.J. 07094
Tel: (201) 348-5268 (S.C. General), 348-5273 (OPT)

Head Office:

348-5270 (IC/LSI),

Eastern Regional Office:

One Panasonic Way, Secaucus, N.J. 07094
Tel: (201) 348-5233
425 East Argonquin Road, Arlington Hights, III. 6005
Tel: (312) 981-4837 Central Regional Office:

Western Regional Office: 6550 Katella Ave, Cypress, Ca. 90630 Tel: (714) 895-7200

Southern Regional Office: Two MECA Way, Norcross, Ga. 30093 Tel: (404) 923-9700

Refresh:

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 128 row addresses within each 2 ms time interval. Althogh any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-Only" cycles. RAS-Only refresh results in a substantial reduction in operating power. This reduction in power is reflected in the I_{CC3} specification.

Distributor: