

Asahi KASEI ASAHI KASEI EMD

AK4344

100dB 96kHz 24-Bit Stereo 3.3V ΔΣ DAC

GENERAL DESCRIPTION

The AK4344 is a 24bit low voltage & low power stereo. The AK4344 uses the Advanced Multi-Bit $\Delta\Sigma$ architecture, which achieves DR=100dB at 3.3V operation. The AK4344 integrates a combination of SCF and CTF filters increasing performance for systems with excessive clock jitter. The output voltage level can be set as high as 1Vrms. The AK4344 is offered in a space saving 16pin TSSOP package.

FEATURES
☐ Sampling Rate: 8kHz ~ 96kHz
☐ 24-Bit 8 times FIR Digital Filter
☐ SCF with high tolerance to clock jitter
☐ Single-ended output buffer
□ Digital de-emphasis for 32kHz, 44.1kHz, 48kHz sampling _
☐ I/F Format: 24-Bit MSB justified, 16/24-Bit LSB justified, I ² S Compatible
☐ Master Clock:
512/768/1024/1536fs for Half Speed (8kHz ~ 24kHz)
256/384/512/768fs for Normal Speed (8kHz ~ 48kHz)
128/192/256/384fs for Double Speed (48kHz ~ 96kHz)
□ μP Interface: 4-wire/3-wire
☐ CMOS Input Level
☐ THD+N: -90dB(0dB)
□ DR, S/N: 100dB
□ DAC output voltage level: 1Vrms (@VDD=3.3V)
☐ Power Supply: 2.7 to 3.6V
□ Ta = -20 ~ 85°C
☐ 16pin TSSOP






Figure 1. AK4344 Block Diagram (Mode="0")




Figure 2. AK4344 Block Diagram (Mode="1")






■ Ordering Guide

AK4344ET $-20 \sim +85$ °C 16pin TSSOP (0.65mm pitch) AKD4344 Evaluation Board for AK4344

■ Pin Layout





PIN/FUNCTION

No.	Pin Name	I/O	Function
1	MCLK	I	Master Clock Input Pin
2	BICK	Ι	Audio Serial Data Clock Pin
3	SDTI1	I	Audio Serial Data Input Pin1
4	LRCK	I	Input Channel Clock Pin
5	PDN	I	Full Power Down Mode Pin "L": Power down, "H": Power up
6	CSN	Ι	Chip Select Pin 0
7	CCLK	I	Control Data Clock Pin
8	CDTI	I	Control Data Input Pin
9	TEST1	Ι	TEST Pin This pin must be connected to VSS.
10	ROUT	O	Rch Analog Output Pin, The output is "Hi-Z" when PDN pin = "L".
11	LOUT	О	Lch Analog Output Pin, The output is "Hi-Z" when PDN pin = "L".
12	VCOM	О	Common Voltage Output Pin, $0.5 \times VDD$ Normally connected to VSS with a $4.7\mu F$ (min. $1\mu F$, max. $10\mu F$) electrolytic Capacitor. The output is "L" when PDN pin = "L"
13	VSS	-	Ground Pin
14	VDD	ı	Power Supply Pin, 2.7 ~ 3.6V
15	CDTO	О	Control Data Output Pin in serial mode, The output is "Hi-Z" when PDN pin = "L".
13	SDTI2	I	Audio Serial Data Input Pin2
16	TEST2	О	TEST Pin This pin must be OPEN.

Note: All digital input pins should not be left floating.





ABSOLUTE MAXIMUM RATINGS (VSS=0V; Note 1)

Parameter	Symbol	min	max	Units
Power Supply	VDD	-0.3	4.6	V
Input Current, Any Pin Except Supplies	IIN	-	±10	mA
Digital Input Voltage (Note	(2) VIND	-0.3	VDD+0.3	V
Ambient Temperature (Powered applied)	Та	-20	85	°C
Storage Temperature	Tstg	-65	150	°C

Note 1. All voltages with respect to ground.

Note 2. MCLK, BICK, SDTI1, LRCK, PDN, CSN, CCLK, CDTI, SDTI2

WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

RECOMMENDED OPERATING CONDITIONS					
(VSS=0V; Note 1)					
Parameter	Symbol	min	typ	max	Units
Power Supply	VDD	2.7	3.3	3.6	V

Note 1. All voltages with respect to ground.

WARNING: AKEMD assumes no responsibility for the usage beyond the conditions in this datasheet.



ANALOG CHARACTERISTICS

(Ta=25°C; VDD=3.3V; VSS=0V; fs=44.1kHz, 96kHz; BICK=64fs; Signal Frequency=1kHz; 24bit Data; Measurement frequency=20Hz ~ 20kHz at fs=44.1kHz, 20Hz ~ 40kHz at fs=96kHz; unless otherwise specified)

Parameter			min	typ	max	Units
Dynamic Characteristics	s (GAIN bit= "1") :					
Resolution					24	Bits
THD+N	fs=44.1kHz	0dBFS		-90	-80	dB
	BW=20kHz	-60dBFS		-37	-	dB
	fs=96kHz	0dBFS		-88	-	dB
	BW=40kHz	-60dBFS		-34	-	dB
DR	(-60dBFS with A	A-weighted)	92	100		dB
S/N	(A-weighted)		92	100		dB
Interchannel Isolation			80	100		dB
DC Accuracy:						
Interchannel Gain Mismat	ch			0.2	0.5	dB
Gain Drift				100	-	ppm/°C
Output Voltage: GAIN bit	="1"	(Note 3)	2.60	2.8	3.00	Vpp
Output Voltage: GAIN bit	="0"	(Note 4)	2.05	2.2	2.35	Vpp
Load Resistance		(Note 5)	10			kΩ
Load Capacitance					25	pF
Power Supplies						
Power Supply Current						
Normal Operation (PDN pin = "H", fs=44.1kHz) (Note 6)				7.0		mA
Normal Operation (PDN	Normal Operation (PDN pin = "H", fs=96kHz) (Note 6)			8.5	12.8	mA
Full Power-down mode	(PDN pin = "L")	(Note 7)		10	50	μΑ

Note 3. Full-scale voltage (0dB). Output voltage scales with the voltage of VDD, Vout = $0.85 \times \text{VDD}$ (typ).

Note 4. Full-scale voltage (0dB). Output voltage scales with the voltage of VDD, Vout = $0.67 \times \text{VDD}$ (typ).

Note 5. For AC-load.

Note 6. RSTN bit="1", PW bit="1"

Note 7. All digital input pins are fixed to VDD or VSS.



FILTER CHARACTERISTICS

(Ta=25°C; VDD=2.7 ~ 3.6V; fs=44.1kHz; DEM1 bit="0", DEM0 bit="1")

Parameter			Symbol	min	typ	max	Units
DAC Digital Filter:							
Passband	(Note 8)	±0.05dB	PB	0		20.0	kHz
		-6.0dB		-	22.05	-	kHz
Stopband	Stopband (Note 8)			24.1			kHz
Passband Ripple			PR			±0.01	dB
Stopband Attenuation			SA	54			dB
Group Delay (Note 9)			GD	-	24.0	-	1/fs
Digital Filter + SCF + CTF:							
Frequency Response	0 ~ 20kH	Z	FR	_	±0.1	-	dB
	~ 40kH	z (Note 10)		-	±0.2	-	dB

Note 8. The passband and stopband frequencies scale with fs (system sampling rate).

Note 9. The calculating delay time which occurred by digital filtering. This time is from setting the 16/24bit data of both channels to input register to the output of analog signal.

Note 10. At fs=96kHz.

DC CHARACTERISTICS

 $(Ta=25^{\circ}C; VDD=2.7 \sim 3.6V)$

Parameter		Symbol	min	typ	max	Units
High-Level Input Voltage		VIH	70%VDD	-	-	V
Low-Level Input Voltage		VIL	-	-	30%VDD	V
High-Level Output Voltage	(Iout=-80µA)	VOH	VDD-0.4	-	-	V
Low-Level Output Voltage	(Iout=80µA)	VOL	-		0.4	V
Input Leakage Current		Iin	-	-	± 10	μΑ



SWITCHING CHARACTERISTICS

 $(Ta=25^{\circ}C; VDD=2.7 \sim 3.6V; C_L = 20pF)$

Parameter	Symbol	min	typ	max	Units
Master Clock Frequency					
Half Speed Mode (512/768/1024/1536fs)	fCLK	4.096		36.864	MHz
Normal Speed Mode (256/384/512/768fs)	fCLK	2.048		36.864	MHz
Double Speed Mode (128/192/256/384fs)	fCLK	6.144		36.864	MHz
Duty Cycle	dCLK	40		60	%
LRCK Frequency					
Half Speed Mode (DFS1-0 = "10")	fsh	8		24	kHz
Normal Speed Mode (DFS1-0 = "00")	fsn	8		48	kHz
Double Speed Mode (DFS1-0 = "01")	fsd	48		96	kHz
Duty Cycle	dCLK	45		55	%
Audio Interface Timing					
BICK Period					
Half Speed Mode	tBCK	1/128fs			ns
Normal Speed Mode	tBCK	1/128fs			ns
Double Speed Mode	tBCK	1/64fs			ns
BICK Pulse Width Low	tBCKL	70			ns
Pulse Width High	tBCKH	70			ns
BICK "↑" to LRCK Edge (Note 11	tBLR	40			ns
LRCK Edge to BICK "\^" (Note 11		40			ns
SDTI Hold Time	tSDH	40			ns
SDTI Setup Time	tSDS	40			ns
Control Interface Timing					
CCLK Period	tCCK	200			ns
CCLK Pulse Width Low	tCCKL	80			ns
Pulse Width High	tCCKH	80			ns
CDTI Setup Time CDTI Hold Time	tCDS	40 40			ns
CSN "H" Time	tCDH tCSW	150			ns ns
CSN "↓" to CCLK "↑"	tCSS	150			ns
CCLK "\" to CSN "\""	tCSH	50			ns
CDTO Delay	tDCD			45	ns
CSN "↑" to CDTO Hi-Z	tCCZ			70	ns
Power-Down & Reset Timing					
PDN Pulse Width (Note 12	tPD	4			ms/μF

Note 11. BICK rising edge must not occur at the same time as LRCK edge.

Note 12. The AK4344 can be reset by bringing PDN pin = "L".

The PDN pulse width is proportional to the value of the capacitor (C) connected to VCOM pin. $tPD = 4000 \times C$. When $C = 4.7 \mu F$, tPD is 19 ms(min).

The value of the capacitor (C) connected with VCOM pin should be $1\mu F \le C \le 10\mu F$.

When the states of DIF1-0 pins change, the AK4344 should be reset by PDN pin.



■ Timing Diagram




Figure 4. Serial Interface Timing






Figure 5. WRITE/READ Command Input Timing in 3-wire/4-wire serial mode




Figure 6. WRITE Data Input Timing in 3-wire/4-wire serial mode





Figure 7. READ Data Output Timing 1 in 4-wire serial mode








Figure 9. Power-Down & Reset Timing

OPERATION OVERVIEW

■ System Clock

The external clocks, which are required to operate the AK4344, are MCLK, BICK and LRCK. The master clock (MCLK) should be synchronized with LRCK but the phase is not critical. The MCLK is used to operate the digital interpolation filter and the delta-sigma modulator. The MCLK frequency is detected from the relation between MCLK and LRCK automatically. The Half speed, the Normal speed and the Double speed mode are selected with the DFS1-0 bits (Table 1). The sampling speed mode is set depending on the MCLK frequency automatically for Auto mode (DFS1 bit = DFS0 bit = "1") (Table 2).

The AK4344 is automatically placed in the reset mode when MCLK stops in the normal operation mode (PDN pin = "H"), and the analog output becomes the VCOM voltage. After MCLK is input again, the AK4344 is powered up. After exiting reset by PDN pin at power-up etc., the AK4344 is in the reset mode until MCLK and LRCK are input.

Mode	DFS1	DFS0	fs	MCLK Frequency
Normal Speed	0	0	8 ~ 48kHz	256/384/512/768fs
Double Speed	0	1	48 ~ 96kHz	128/192/256/384fs
Half Speed	1	0	8 ~ 24kHz	512/768/1024/1536fs
Auto	1	1	8 ~ 96kHz	Table 2

Table 1. System Clock Example

MCLK Frequency	Sampling Speed Mode	Fs
512/768fs	Normal Speed	8 ~ 48kHz
128/192/256/384fs	Double Speed	48 ~ 96kHz
1024/1536fs	Half Speed	8 ~ 24kHz

Table 2. Auto Mode


■ Audio Interface Format

The Data is shifted in via the SDTI pin using BICK and LRCK inputs. The DIF1-0 bits as shown in Table 3 can select four serial data modes. In all modes the serial data is MSB-first, 2's compliment format and is latched on the rising edge of BICK. Mode 3 can be used for 16bit I^2S Compatible format by zeroing the unused LSBs at BICK \geq 48fs or BICK = 32fs.

Mode	DIF1	DIF0	SDTI Format	BICK	Figure
0	0	0	16bit, LSB justified	≥ 32fs	Figure 10
1	0	1	24bit, LSB justified	≥ 48fs	Figure 11
2	1	0	24bit, MSB justified	≥ 48fs	Figure 12
3	1	1	16/24bit, I ² S Compatible	\geq 48fs or 32fs	Figure 13

Table 3. Audio Interface Format







■ De-emphasis Filter


A digital de-emphasis filter is available for 32, 44.1 or 48kHz sampling rates ($tc = 50/15\mu s$) and is controlled by DEM0 and DEM1. In case of double speed and quad speed mode, the digital de-emphasis filter is always off.

DEM1	DEM0	Mode	
0	0	44.1kHz	
0	1	OFF	(default)
1	0	48kHz	
1	1	32kHz	

Table 4. De-emphasis Filter Control (Normal Speed Mode)

■ Power-down

The AK4344 is placed in the power-down mode by bringing PDN pin = "L". and the digital filter is reset at the same time. This reset should always be done after power up.



Notes:

- PDN pin should be "L" for 19ms or more when an electrolytic capacitor 4.7μF is attached between VCOM pin and VSS.
- (2) The analog output corresponding to digital input has the group delay (GD).
- (3) When PDN pin = "L", the analog output is Hi-Z.
- (4) Click noise occurs in $3 \sim 4$ LRCK at both edges ($\uparrow \downarrow$) of PDN signal. This noise is output even if "0" data is input.
- (5) The external clocks (MCLK, BICK and LRCK) can be stopped in the power down mode (PDN pin = "L").
- (6) Please mute the analog output externally if the click noise (4) influences system application. The timing example is shown in this figure.


Figure 14. Power-down/up sequence example



■ Reset Function

(1) Reset by RSTN bit

When RSTN bit =0, DAC is powered down but the internal register values are not initialized. The analog outputs go to VCOM voltage. Figure 15 shows the example of reset by RSTN bit.



Notes:


- (1) The analog output corresponding to digital input has the group delay (GD).
- (2) Analog outputs go to VCOM voltage (VDD/2).
- (3) Click noise occurs at the edges("↑↓") of the internal timing of RSTN bit. This noise is output even if "0" data is input.
- (4) The external clocks (MCLK, BICK and LRCK) can be stopped in the reset mode (RSTN bit = "0").
- (5) There is a delay, 3~4/fs from RSTN bit "0" to the internal RSTN bit "0", and 2~3/fs from RSTN bit "1" to the internal RSTN bit "1".

Figure 15. Reset Sequence Example1



(2) RESET by MCLK stop (PDN pin = "H")

When MCLK stops, DAC is powered down but the internal register values are not initialized. The analog outputs go to VCOM voltage.



Notes:

- (1) PDN pin should be "L" for 19ms or more when an electrolytic capacitor $4.7\mu F$ is attached between VCOM pin and VSS
- (2) The analog output corresponding to digital input has the group delay (GD).
- (3) The digital data can be stopped. The click noise after MCLK is input again by inputting the "0" data to this section can be reduced.
- (4) Click noise occurs in 3 ~ 4LRCK at both edges (↑↓) of PDN signal, MCLK inputs and MCLK stops. This noise is output even if "0" data is input.
- (5) The external clocks (BICK and LRCK) can be stopped in the power down mode (MCLK stop).
- (6) Please mute the analog output externally if the click noise (4) influences system application. The timing example is shown in this figure.

Figure 16. Reset Sequence Example 2






■ µP Control Interface

The AK4344 can select 4-wire μ P I/F mode (MODE bit = "0") or 3-wire μ P I/F mode (MODE bit = "1").

1.4-wire μP I/F mode (MODE bit = "0", default)

The internal registers may be either written or read by the 4-wire μP interface pins: CSN, CCLK, CDTI and CDTO. The data on this interface consists of Chip address (2bits, C1/0; fixed to "01"), Read/Write (1bit), Register address (MSB first, 5bits) and Control data (MSB first, 8bits). Address and data are clocked in on the rising edge of CCLK and data is clocked out on the falling edge. For write operations, data is latched after the 16th rising edge of CCLK, after a high-to-low transition of CSN. CSN should be set to "H" once after 16 CCLKs. For read operations, the CDTO output goes high impedance after a low-to-high transition of CSN. The maximum speed of CCLK is 5MHz. PDN pin = "L" resets the registers to their default values.



C1-C0: Chip Address: (Fixed to "01") R/W: READ/WRITE (0:READ, 1:WRITE)

A4-A0: Register Address D7-D0: Control Data

Figure 17. 4-wire Serial Control I/F Timing

^{*}When the AK4344 is in the power down mode (PDN pin = "L") or the MCLK is not provided, writing into the control register is inhibited.

2.3-wire μP I/F mode (MODE bit = "1")

Internal registers may be written by 3-wire μP interface pins, CSN, CCLK and CDTI. The data on this interface consists of Chip Address (2bits, C1/0; fixed to "01"), Read/Write (1bit; fixed to "1", Write only), Register Address (MSB first, 5bits) and Control Data (MSB first, 8bits). AK4344 latches the data on the rising edge of CCLK, so data should clocked in on the falling edge. The writing of data becomes valid by 16th CCLK after a high to low transition of CSN. CSN should be set to "H" once after 16 CCLKs for each address. The clock speed of CCLK is 5MHz (max).

PDN pin = "L" resets the registers to their default values. The internal timing circuit is reset by RSTN bit, but the registers are not initialized.




Figure 18. Control I/F Timing

■ DAC input select

The AK4344 can select 4-wire μP I/F mode (MODE bit = "0") or 3-wire μP I/F mode (MODE bit = "1"). In 3-wire μP I/F mode, the AK4344 can select the input data of DAC from SDTI1 or SDTI2 data.

MODE	SEL	μP / IF	DAC input
0	X	4-wire	SDTI1
1	0	3-wire	SDTI1
1	1	3-wire	SDTI2

(x: Don't care)

^{*}The AK4344 does not support the read command and chip address. C1/0 and R/W are fixed to "011"

^{*}When the AK4344 is in the power down mode (PDN pin = "L") or the MCLK is not provided, writing into the control register is inhibited.



■ Register Map

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
00H	Control 1	1	0	0	0	DIF1	DIF0	PW	RSTN
01H	Control 2	0	1	0	DFS1	DFS0	DEM1	DEM0	GAIN
02H	Control 3	0	0	0	INVL	INVR	MODE	0	SEL

Notes:

For addresses from 03H to 1FH, data must not be written.

When PDN pin goes "L", the registers are initialized to their default values.

When RSTN bit goes "0", the only internal timing is reset and the registers are not initialized to their default values. All data can be written to the register even if PW or RSTN bit is "0".

The bits shown as "0" should be written "0" and the bits shown as "1" should be written "1".

■ Register Definitions

Addr	Register Name	D7	:	D6	:	D5	:	D4	:	D3	:	D2	:	D1	:	D0
00H	Control 1	1	:	0	:	0	:	0	:	DIF1	:	DIF0	:	PW	- :	RSTN
	R/W]	R/W	7						
	Default	1		0		0		0		1	-	1		1		1

RSTN: Internal timing reset control

0: Reset. All registers are not initialized.

1: Normal Operation

When MCLK frequency or DFS changes the click noise occurs. It can be reduced by RSTN bit.

PW: Power down control

0: Power down. All registers are not initialized.

1: Normal Operation

DIF1-0: Audio data interface formats (Table 3)

Initial: "11", Mode 3



Addr	Register Name	D7	-	D6	:	D5	:	D4	:	D3	:	D2	D1	:	D0
01H	Control 2	0	:	1	:	0	:	DFS1	:	DFS0	:	DEM1	DEM0	:	GAIN
	R/W		R/W												
	Default	0		1		0	-	1	:	1	-	0	1	-	1

DEM1-0: De-emphasis Response (Table 4)

Initial: "01", OFF

DFS1-0: Sampling speed control

00: Normal speed

01: Double speed

10: Half speed

11: Auto (default)

When changing between Normal/Double Speed Mode and Half Speed Mode, some click noises occur.

GAIN: Output Voltage scale

0: Vout = $0.67 \times \text{VDD}$ (typ) at Full-scale voltage(0dB).

1: Vout = $0.85 \times VDD$ (typ) at Full-scale voltage(0dB).

	Register Name	D7	D6	D5	D4	D3	D2	D1	. D0		
02H	Control 3	0	0	: 0	INVL	INVR	MODE	0	SEL		
	R/W		R/W								
	Default	0	0	0	0	0	0	0	0		

INVR: Inverting Lch Output Polarity

0: Normal Output

1: Inverted Output

INVL: Inverting Rch Output Polarity

0: Normal Output

1: Inverted Output

MODE: Mode Control

0: 4 wire mode

1: 3 wire mode

SEL: DAC input

0: SDTI1 input

1: SDTI2 input

SEL bit is disabled in 4-wire uP I/F mode (MODE bit = "0").



SYSTEM DESIGN

Figure 19 and Figure 20 shows the system connection diagram. The evaluation board is available which demonstrates application circuits, the optimum layout, power supply arrangements and measurement results.




Figure 19. Typical Connection Diagram (Mode bit = "0", 4 wire mode)




Figure 20. Typical Connection Diagram (Mode bit = "1", 3 wire mode)



1. Grounding and Power Supply Decoupling

The AK4344 requires careful attention for power supply and grounding arrangements. VDD is usually supplied from the analog supply in the system. System analog ground and digital ground should be connected together near to where the supplies are brought onto the printed circuit board. Decoupling capacitors should be as near to the AK4344 as possible, with the small value ceramic capacitor being the closest.

2. Voltage Reference

The differential Voltage between VDD and VSS sets the analog output range. VCOM is used as a common voltage of the analog signal. VCOM pin is a signal ground of this chip. An electrolytic capacitor about $4.7\mu F$ should be attached between VCOM pin and VSS. No load current may be drawn from VCOM pin. Especially, the ceramic capacitor should be connected to this pin as near as possible.

3. Analog Outputs

The analog outputs are single-ended and centered around the VCOM voltage $(0.5 \times \text{VDD})$. The output signal range is typically 2.8Vpp (typ@VDD=3.3V). The internal switched-capacitor filter and continuous-time filter attenuate the noise generated by the delta-sigma modulator beyond the audio passband. The output voltage is a positive full scale for 7FFFFFH (@24bit) and a negative full scale for 800000H (@24bit). The ideal output is VCOM voltage $(0.5 \times \text{VDD})$ for 000000H (@24bit).

DC offsets on analog outputs are eliminated by AC coupling since analog outputs have DC offsets of VCOM + a few mV. Figure 21 shows an example of the external LPF with 2.8Vpp (1Vrms) output.





Figure 21. External 1st order LPF Circuit Example





PACKAGE

16pin TSSOP (Unit: mm)




■ Package & Lead frame material

Package molding compound: Epoxy Lead frame material: Cu

Lead frame surface treatment: Solder (Pb free) plate



MARKING



1) Pin #1 indication

2) Date Code: XXYYY (5 digits)

XX: Lot# YYY: Date Code Marketing Code: 4344ET

4) Asahi Kasei Logo

REVISION HISTORY

Date (YY/MM/DD)	Revision	Reason	Page	Contents
07/06/20	00	First Edition		

IMPORTANT NOTICE

• These products and their specifications are subject to change without notice.

3)

- When you consider any use or application of these products, please make inquiries the sales office of Asahi Kasei EMD Corporation (AKEMD) or authorized distributors as to current status of the products.
- AKEMD assumes no liability for infringement of any patent, intellectual property, or other rights in the application or use of any information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official
 approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange,
 or strategic materials.
- AKEMD products are neither intended nor authorized for use as critical components_{Note1} in any safety, life support, or other hazard related device or system_{Note2}, and AKEMD assumes no responsibility for such use, except for the use approved with the express written consent by Representative Director of AKEMD. As used here:
 - Note1) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.
 - Note2) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.
- It is the responsibility of the buyer or distributor of AKEMD products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKEMD harmless from any and all claims arising from the use of said product in the absence of such notification.