

भारतीय प्रौद्योगिकी संस्थान धारवाड़

**Indian Institute of Technology Dharwad** 

# CALIBRATING CIRCUITS FOR RF ENERGY HARVESTING

MOULI VENKATA PRAKASH PITTALA


**GUIDED BY: PROF S NAGAVENI** 

## **ABSTRACT**

- To Demonstrates a Impedance matching network and reconfigurable rectifier stages in RF energy harvesting system, to be used with a passive wearable device operating at a distance of 6-20 m from a wireless power source.
- This RF energy harvesting circuit can harvest an input power as low as -14 dBm from both 925 MHz and 2.4 GHz, ISM frequencies.
- Circuit is implemented in a standard 0.18 µm CMOS technology.

## Motivation

- The received RF input power varies with time and distance.
- These variations in the input power causes the change in the impedance of the rectifier.
- Hence an impedance calibration circuit is required to tune the matching network values.
- Low powered signal needed to be multiplied through multiple stages of rectification.so an reconfiguration circuit for number of stages is required.



## **ANTENNA**

 If Pavail is the power available at the input terminals of a receiving antenna and Ra is the radiation resistance of the antenna then the open circuited voltage (Va) developed across the antenna terminals can be found from the following equation.

$$P_{avail} = \frac{V_a^2}{8R_a}$$

## Impedance Matching Calibration network

### IMPEDANCE MATCHING NETWORK

- An impedance matching network (MN) between the antenna and rest of the circuitry in any RF system helps in transferring the maximum available power from the output of the antenna to the rest of the circuitry.
- Components used in IMN
- > Thermal counter
- capacitors
- Inductors(LC Circuit)

```
module first_counter (clock , reset , enable ,counter_out );
input clock ;
input reset :
input enable ;
output [3:0] counter out ;
wire clock :
wire reset ;
wire enable ;
reg [3:0] counter out;
reg [3:0] a;
always @ (posedge clock)
begin : COUNTER
  if (reset == 1'b1) begin
    counter out <= 4'b0001;
  else if (enable == 1'b1) begin
    counter out <= counter out | (counter out<<1);</pre>
module first counter tb();
reg clock, reset, enable;
wire [3:0] counter_out;
  $display ("time\t clk reset enable counter");
 $monitor ("%g\t %b %b
                                     %b", $time, clock, reset, enable, counter out);
                  // initial value of clock
  clock = 1:
  reset = 0:
  enable = 0; // initial value of enable
 #1 reset = 1; // Assert the reset
  #2 reset = 0; // De-assert the reset
  #1 enable = 1; // Assert enable
  #5 enable = 0; // De-assert enable
           // Terminate simulation
// Clock generator
  #1 clock = ~clock; // Toggle clock every 5 ticks
first_counter mouli (clock,reset,enable,counter_out);
```


## VERILOG CODE OF THERMAL COUNTER


```
module first counter (clock , reset , enable ,counter out );
input clock;
input reset ;
input enable ;
output [3:0] counter out ;
wire clock :
wire reset ;
wire enable ;
reg [3:0] counter_out;
reg [3:0] a;
always @ (posedge clock)
begin : COUNTER
  if (reset == 1'b1) begin
    counter out <= 4'b0000;
 else if (enable == 1'b1) begin
    counter_out <= counter_out +1;
module first counter tb();
reg clock, reset, enable;
wire [3:0] counter_out;
  $display ("time\t clk reset enable counter");
                                    %b",$time, clock, reset, enable, counter out);
 $monitor ("%g\t %b %b
 clock = 1;  // initial value of clock
  reset = 0;
  enable = 0;
 #1 reset = 1; // Assert the reset
 #2 reset = 0; // De-assert the reset
 #1 enable = 1; // Assert enable
 #29 enable = 0; // De-assert enable
  Sfinish; // Terminate simulation
// Clock generator
 #1 clock = ~clock; // Toggle clock every 5 ticks
first_counter mouli (clock,reset,enable,counter_out);
```


OF
BINARY COUNTER


```
mouli@mouli-Victus-by-HP-Laptop-16-e0xxx:~/Desktop/m_v$ iverilog thermalcounter.v
mouli@mouli-Victus-by-HP-Laptop-16-e0xxx:~/Desktop/m_v$ vvp a.out
```


Output of Thermal and binary counter













## RECONFIGURABLE CIRCUIT FOR RECTIFIER STAGES


#### **MOTIVATION**


- As input power varies from 0db to -30db, we need multiple stages of rectifiers.
- A circuit for maintaining required number of stages for input power required and that can be achieved from this Reconfigurable Rectifier stage circuit.
- The Desired output from rectifier circuit can be controlled by the comparing voltage at Comparator.
- Circuits like LDO and buck convertor will have a loss in efficiency if their input is differ in large amount then desired output.






## A DESIRED 1.4 V FOR LDO CIRCUIT COMPARATOR WAS GIVEN 1.4 V





#### **2V OUTPUT SPECIFICATIONS**



### **LEARNINGS:**

- IM NETWORKS
- Circuit Designing for D flip flops and basic gates with 180nm cmos technology.
- Circuit Designing for binary and thermal counters
- Reconfiguration circuits.
- Basic coding in verilog language.
- Introduced to cadence Tool
- Enjoyed the working experience for a real time Problem.

## **Future plans:**

- Increasing efficiency of reconfiguring rectifier stage circuit.
- 4 to 16 decoder for LDO circuit.
- Improvement of Impedance matching Network.
- Exploring Deep in RF circuit elements and improving efficiency for constraints.
- To check the overall Performance by connecting LDO to reconfigurable circuit and increase the efficiency

### **REFERENCES:**

- Efficient Dual Band RF Energy Harvesting Front End for Ultra Low Power Sensitive Passive Wearable Devices ,978-1-4799-6965-4/14 \$31.00 © 2014 IEEE DOI 10.1109/ISED.2014.25(paper).
- https://ieeexplore.ieee.org/document/8067367
- <a href="https://ieeexplore.ieee.org/abstract/document/794456">https://ieeexplore.ieee.org/abstract/document/794456</a>

## THANK YOU

