

$$\begin{aligned} \textcircled{1} R &= N \times f \\ &= 1024 \times 50 \text{ Hz} \\ &= \boxed{51200 \text{ spikes/sec}} \end{aligned}$$

$$\begin{aligned} \textcircled{2} B &= R \times 20 \\ &= 51200 \times 20 \\ &= 1,024,000 \text{ bit/sec} \\ &= \boxed{1.024 \text{ Mbit/sec}} \end{aligned}$$

	Rate	Y/N
SPI	≤ 50	Y
I ₂ C	≤ 3.4	Y
AXI4-L	≤ 100	Y

$\textcircled{3}$ For SPI $\leq 50 \text{ Mbit/s}$: Yes it can sustain the mean rate of 1.024 Mbit/s

For I₂C $\leq 3.4 \text{ Mbit/s}$: Yes it can sustain the mean rate and this is the chosen lowest complexity interface.

For AXI4-Lite $\sim 100 \text{ Mbit/s}$: Yes it can sustain the mean rate of 1.024 Mbit/s

$$\begin{aligned} \textcircled{4} 1024 \times 0.25 &= 256 \text{ spikes} \\ 256 \times 20 &= 5120 \text{ bits in window} \\ 5120 / 0.001 &= 5,120,000 \text{ bit/sec} \\ &= \boxed{5.12 \text{ Mbit/s burst-peak bandwidth}} \end{aligned}$$

$$5.12 / 1.024 = \boxed{5 = \text{burst-to-mean ratio}}$$

Compared to the chosen interface in part 3 of I₂C $\leq 3.4 \text{ Mbit/s}$ it would need a buffer since the 5.12 Mbit/s burst exceeds the 3.4 Mbit/s the I₂C can handle

$$\textcircled{5} \quad 1024/0.001 = 1,024,000 \text{ bit/s}$$
$$= 1.024 \text{ Mbit/s frame-based bandwidth}$$

$$1.024/1.024 = 1 = \text{Ratio AER/frame}$$

$$N \times f \times 20 = N \times 1000$$

$$f \times 20 = 1 \times 1000$$

$$f = 1000/20$$

$$f = 50 \text{ Hz crossover firing rate}$$

When AER is the right choice when the neural network is highly sparse and the average firing rate is below the 50Hz crossover threshold.