ASSIGNMENT -7 Advanced Digital Logic Design BODDU MOURYA CHANDRA 1002022108

Contents

1)	Design Requirements :	3
2)	Test Bench Results :	4
(Q1) TEXT BOOK EXAMPLE	4
(Q2)BRO INSTRUCTION	5
(Q3)MUL INSTRUCTION	6
3)	Timing Analysis:	7
(Q1) TEXT BOOK EXAMPLE	7
(Q2) BRO INSTRUCTION INCLUDED	8
(Q3)MUL INSTRUCTION INCLUDED	9
4)RTL Diagrams:		10
(Q1) TEXT BOOK EXAMPLE	10
(Q2)BRO INSTRUCTION	10
(Q3)MUL INSTRUCTION	11
5)Verilog Codes :		12
:	1)RISC_SPM:	12
2	2) Processing_Unit:	13
3	3) ALU:	15
4	4) Eight_Bit_Multiplier_RISC:	18
Į	5) MultControl:	20
(6) Address_Register:	22
-	7) Instruction_Register:	22
8	8) Register_Unit:	22
(9) D_flop:	23
:	10) Multiplexer_5ch:	23
:	11) Program_Counter:	24
	12) Control_Unit:	25

1) Design Requirements:

- 1)Simulating RISC_SPM code from section 7.3 of Ciletti.
- 2)Incorporating Branch On Overflow instruction(BRO) in RISC_SPM
- 3)Incorporating Multiply(MULT) Instruction in RISC_SPM


2) Test Bench Results:

Q1) TEXT BOOK EXAMPLE

Program:

```
// opcode src dest
                                         // NOP
M2.M2_SRAM.memory[0] = 8'b0000_00_00;
M2.M2_SRAM.memory[1] = 8'b0101_00_10;
                                           // Read 130 to R2
M2.M2_SRAM.memory[2] = 130;
M2.M2_SRAM.memory[3] = 8'b0101_00_11;
                                           // Read 131 to R3
M2.M2\_SRAM.memory[4] = 131;
M2.M2_SRAM.memory[5] = 8'b0101_00_01;
                                           // Read 128 to R1
M2.M2_SRAM.memory[6] = 128;
M2.M2_SRAM.memory[7] = 8'b0101_00_00;
                                          // Read 129 to R0
M2.M2_SRAM.memory[8] = 129;
M2.M2 SRAM.memory[9] = 8'b0010 00 01;
                                           // Sub R1-R0 to R1
M2.M2 SRAM.memory[10] = 8'b1000 00 00;
                                           // BRZ
M2.M2_SRAM.memory[11] = 134;
                                           // Holds address for BRZ
M2.M2_SRAM.memory[12] = 8'b0001_10_11;
                                           // Add R2+R3 to R3
M2.M2_SRAM.memory[13] = 8'b0111_00_11;
                                           // BR
M2.M2 SRAM.memory[14] = 140;
// Load data
M2.M2 SRAM.memory[128] = 6;
M2.M2_SRAM.memory[129] = 1;
M2.M2_SRAM.memory[130] = 2;
M2.M2\_SRAM.memory[131] = 0;
M2.M2_SRAM.memory[134] = 139;
M2.M2_SRAM.memory[139] = 8'b1111_00_00;
                                               // HALT
                                           // Recycle
M2.M2_SRAM.memory[140] = 9;
```

Modelsim Result:




Q2)BRO INSTRUCTION

Program:

```
// Add the contents of R2 and R3 untill the R3 hits Overflow
#5
// opcode_src_dest
M2.M2_SRAM.memory[0] = 8'b0000_00_00;
                                           // NOP
M2.M2_SRAM.memory[1] = 8'b0101_00_10;
                                           // Read 130 to R2
M2.M2 SRAM.memory[2] = 130;
M2.M2 SRAM.memory[3] = 8'b0101 00 11; // Read 131 to R3
M2.M2 SRAM.memory[4] = 131;
                                         // Add R2+R3 to R3
M2.M2_SRAM.memory[5] = 8'b0001_10_11;
M2.M2 SRAM.memory[6] = 8'b1001 00 11;
                                           // BRO
M2.M2\_SRAM.memory[7] = 134;
M2.M2 SRAM.memory[8] = 8'b0111 00 11;
                                          // BR
M2.M2 SRAM.memory[9] = 140;
// Load data
M2.M2_SRAM.memory[130] = 10;
M2.M2_SRAM.memory[131] = 10;
M2.M2_SRAM.memory[134] = 139;
M2.M2_SRAM.memory[139] = 8'b1111_00_00;
                                              // HALT
M2.M2 SRAM.memory[140] = 5;
                                           // Recycle
```


Modelsim Result:



Q3)MUL INSTRUCTION

Program:


Modelsim Result:




3) Timing Analysis:

Q1) TEXT BOOK EXAMPLE

- The below picture shows the timing analysis with 1ns clock.
- Slack = -5.590 ns




- The below picture shows the timing analysis with 6.590 ns clock period.
- Slack = 0 ns ,MAX Frequency = 1/6.590 GHz =151.7 MHz




Q2) BRO INSTRUCTION INCLUDED

- The below picture shows the timing analysis with 1ns clock.
- Slack = -4.890 ns




- The below picture shows the timing analysis with 5.890 ns clock period.
- Slack = 0 ns ,MAX_Frequency = 1/5.890 GHz =169.7 MHz




Q3)MULT INSTRUCTION INCLUDED

- The below picture shows the timing analysis with 1ns clock .
- Slack = -5.720 ns




- The below picture shows the timing analysis with 6.590 ns clock period.
- Slack = 0 ns ,MAX Frequency = 1/6.720 GHz = 148.8 MHz




4)RTL Diagrams:


Q1) TEXT BOOK EXAMPLE



Q2)BRO INSTRUCTION



Q3)MULT INSTRUCTION



5) Verilog Codes:

```
1)RISC_SPM:
module RISC SPM (clk, rst,data out);
parameter word size = 8;
parameter Sel1_size = 3;
parameter Sel2_size = 3;
wire [Sel1_size-1: 0] Sel_Bus_1_Mux;
wire [Sel2_size-1: 0] Sel_Bus_2_Mux;
input clk, rst;
output [word size-1: 0] data out;
assign data out = mem word;
// Data Nets
wire zero,over_flow,mul_done;
wire [word_size-1: 0] instruction, address, Bus_1, mem_word;
// Control Nets
wire Load_R0, Load_R1, Load_R2, Load_R3, Load_PC, Inc_PC, Load_IR;
wire Load_Add_R, Load_Reg_Y, Load_Reg_Z,Load_Reg_ov,Load_Reg_md;
wire write;
 Processing Unit M0 Processor (instruction,zero, over flow,mul done,address, Bus 1, mem word,
Load R0, Load R1,
  Load R2, Load R3, Load PC, Inc PC, Sel Bus 1 Mux, Load IR, Load Add R, Load Reg Y,
  Load_Reg_Z, Load_Reg_ov, Load_Reg_md,Sel_Bus_2_Mux, clk, rst);
Control_Unit M1_Controller (Load_R0, Load_R1, Load_R2, Load_R3, Load_PC, Inc_PC,
  Sel_Bus_1_Mux, Sel_Bus_2_Mux, Load_IR, Load_Add_R, Load_Reg_Y, Load_Reg_Z,
Load Reg ov, Load Reg md,
  write, instruction, zero,over_flow,mul_done, clk, rst);
 Memory Unit M2 SRAM (
```

endmodule

.clk(clk), .write(write));

.data out(mem word),

.data_in(Bus_1),
.address(address),

2) Processing_Unit:

```
module Processing Unit (instruction, Zflag,ovflag, mdflag,address, Bus 1, mem word, Load RO,
Load R1, Load R2,
Load R3, Load PC, Inc PC, Sel Bus 1 Mux, Load IR, Load Add R, Load Reg Y, Load Reg Z,
Load Reg ov, Load Reg md,
Sel Bus 2 Mux, clk, rst);
parameter word size = 8;
parameter op_size = 4;
parameter Sel1_size = 3;
parameter Sel2_size = 3;
output [word size-1: 0]
                              instruction, address, Bus 1
output
                                              mdflag
                                              ovflag
output
output
                                              Zflag
input [word size-1: 0]
                               mem word
input
                              Load_R0, Load_R1, Load_R2, Load_R3, Load_PC, Inc_PC;
input [Sel1 size-1:0] Sel Bus 1 Mux
 input [Sel2_size-1: 0] Sel_Bus_2_Mux
input
                       Load_IR, Load_Add_R, Load_Reg_Y, Load_Reg_Z,Load_Reg_ov,Load_Reg_md;
input
                       clk, rst
                       Load R0, Load R1, Load R2, Load R3
wire
wire [word size-1:0] Bus 2
wire [word size-1:0] RO out, R1 out, R2 out, R3 out
wire [word_size-1: 0] PC_count, Y_value, alu_out,mul_LSB_byte,mul_MSB_byte
 wire
                                              alu zero flag
wire
                                              alu_overflow_flag
                                              alu_mul_done_flag
 wire
wire [op_size-1:0]
                              opcode = instruction [word_size-1: word_size-op_size] ;
                       R0
                              (RO out, Bus 2, Load RO, clk, rst);
 Register Unit
                       R1
                              (R1 out, Bus 2, Load R1, clk, rst);
 Register Unit
                              (R2 out, Bus 2, Load R2, clk, rst);
 Register Unit
                       R2
 Register Unit
                       R3
                              (R3 out, Bus 2, Load R3, clk, rst);
 Register_Unit
                       Reg_Y (Y_value, Bus_2, Load_Reg_Y, clk, rst);
 D flop
                       Reg md
                                      (mdflag, alu mul done flag, Load Reg md, clk, rst);
                       Reg ov (ovflag, alu_overflow_flag, Load_Reg_ov, clk, rst)
 D flop
 D flop
                       Reg Z (Zflag, alu zero flag, Load Reg Z, clk, rst)
Address Register
                       Add_R (address, Bus_2, Load_Add_R, clk, rst) ;
Instruction_Register
                       IR
                                      (instruction, Bus_2, Load_IR, clk, rst)
Program Counter
                       PC
                                      (PC count, Bus 2, Load PC, Inc PC, clk, rst);
Multiplexer 5ch
                       Mux_1 (Bus_1, R0_out, R1_out, R2_out, R3_out, PC_count, Sel_Bus_1_Mux);
```

```
Multiplexer_5ch Mux_2(Bus_2, alu_out, Bus_1, mem_word,mul_LSB_byte,mul_MSB_byte, Sel_Bus_2_Mux) ;
Alu_RISC ALU (alu_mul_done_flag,alu_overflow_flag,alu_zero_flag, alu_out,mul_LSB_byte,mul_MSB_byte, Y_value, Bus_1, opcode,clk) ;
```

Endmodule

3) ALU:

```
module Alu RISC (alu mul done flag, alu overflow flag, alu zero flag,
alu_out,mul_LSB_byte,mul_MSB_byte, data_1, data_2, sel,clk);
parameter word size = 8;
parameter op_size = 4;
// Opcodes
parameter NOP
                      = 4'b0000
                      = 4'b0001
parameter ADD
parameter SUB
                      = 4'b0010
                      = 4'b0011
parameter AND
parameter NOT
                      = 4'b0100
                      = 4'b0101
parameter RD
                      = 4'b0110
parameter WR
                      = 4'b0111
 parameter BR
                      = 4'b1000
 parameter BRZ
 parameter BRO
                      = 4'b1001
 parameter MULT
                      = 4'b1010
                                                     alu_overflow_flag
output
output
                                                     alu_zero_flag
output
                                                     alu_mul_done_flag
               [word_size-1: 0]
output
                                      alu_out
output
               [word_size-1: 0]
                                      mul_LSB_byte
                                                                    ;
               [word size-1:0]
 output
                                      mul MSB byte
                                                                    ;
 input [word size-1:0]
                              data_1, data_2
 input [op_size-1:0]
                              sel
                                             clk
 input
               [word_size-1: 0]
 reg
                                      alu_out
               [word_size-1: 0]
                                      Multiplicand
 reg
 reg
               [word_size-1: 0]
                                      Multiplier
                                                     Reset
 reg
wire
                                                     mul_done
                                                     mul en
reg
reg
                                                     mul_en_del
wire
                                                     mul en rsg
        [(2*word_size)-1: 0]
                                      Product
 wire
                      check_mul_flag;
 reg
//ZERO FLAG
 assign alu_zero_flag = ~|alu_out;
//OVERFLOW FLAG
assign alu_overflow_flag
                                     (data_1[word_size - 1] & data_2[word_size - 1] &
~alu_out[word_size - 1])|(~data_1[word_size - 1] & ~data_2[word_size - 1] & alu_out[word_size - 1])
//MUL DONE FLAG
```

```
assign alu_mul_done_flag
                                     mul_done
                                                  ;
initial
begin
       check mul flag <=
                              1'b1
       mul_en
                              <=
                                     1'b0
end
       always @ (sel or data_1 or data_2)
       begin
               case (sel)
               NOP: begin alu_out = 0; end
               ADD: begin alu_out = data_1 + data_2; mul_en = 0
                                                                   ; end // Reg_Y + Bus_1
               SUB: begin alu_out = data_2 - data_1;mul_en = 0
                                                                   ; end
                AND: begin alu_out = data_1 & data_2;mul_en = 0
                                                                   ; end
                NOT: begin alu_out = ~ data_2; mul_en = 0 ; end
                                                                   // Gets data from Bus_1
                MULT: mul en = 1
               default:
                              alu_out = 0
               endcase
       end
       always @(posedge clk)
       begin
              mul_en_del
                              <=
                                     mul_en;
       end
       assign mul_en_rsg
                             = mul_en & ~(mul_en_del)
       always @(posedge clk)
       begin
              if(mul_en_rsg == 1'b1 && check_mul_flag == 1'b1)
              begin
                      Reset
                                             <=
                                                    1'b1
                                                            ;
                                                    1'b0
                      check_mul_flag
                                             <=
               end
               else if(mul_done == 1'b1)
               begin
                      check_mul_flag
                                             <=
                                                    1'b1
                      Reset
                                             <=
                                                    1'b0
               end
               else
                      Reset
                                             <=
                                                    1'b0
       end
                                     Product[7:0]
       assign mul LSB byte
       assign mul_MSB_byte =
                                     Product[15:8];
```

```
Eight_Bit_Multiplier_RISC MULTIPLIER
(

.Clock(clk),
.Reset(Reset) ,
.Multiplicand(data_1) ,
.Multiplier(data_2) ,
.Product(Product) ,
.mul_done(mul_done)
);
```

Endmodule

4) Eight_Bit_Multiplier_RISC:

```
//Multiplier. Verilog behavioral model.
module Eight_Bit_Multiplier_RISC
                                                Clock,
                input
                input
                                                Reset ,
                                        Multiplicand
                input
                       [7:0]
                input [7:0]
                                        Multiplier
                output [15:0]
                                        Product
                output
                                        mul_done
       );
                [7:0]
                        RegQ ; // Q register
        reg
                [16:0] RegA ;// A register
        reg
                [16:0]
                        RegM ; // M register
        reg
                        Count ; // 3-bit iteration counter
        reg
                [2:0]
        wire
                CO, Start, Add, Shift, sub, sub_flag
        assign Product = {RegA[7:0],RegQ}
        // 3-bit counter for #iterations
        always @(posedge Clock)
        if (Start == 1)
                Count <= 3'b00;
                                    // clear in Start state
        else if (Shift == 1)
                Count <= Count + 1;
                                                // increment in Shift state
                        = Count[2] & Count[1] & Count[0]
                                                                        // detect count = 7
        assign CO
        // Multiplicand register (load only)
        always @(posedge Clock)
                if (Start == 1)
                        RegM <= {{8{Multiplicand[7]}},Multiplicand}</pre>
        // Multiplier register (load, shift)
        always @(posedge Clock)
        if (Start == 1)
                        RegQ <= Multiplier
                                                ; // load in Start state
        else if (Shift == 1)
                RegQ \leftarrow \{RegA[0], RegQ[7:1]\};
                                                        // shift in Shift state
        // Accumulator register (clear, load, shift)
        always @(posedge Clock)
        if (Start == 1)
                                        16'd0
                        RegA
                                <=
        else if(sub == 1)
```

```
//subtract sub stae
       RegA <= RegA - RegM ;
else if (Add == 1)
       RegA <= RegA + RegM
                                              // load in Add state
else if(Shift == 1)
                              // shift in Shift state
       RegA <= RegA >> 1
// Instantiate controller module
MultControl Ctrl
        .Clock(Clock),
        .Reset(Reset),
        .Q0(RegQ[0]),
        .C0(C0),
        .Start(Start),
        .Add(Add)
        .sub(sub)
        .Shift(Shift),
        .Halt(mul_done)
);
```

Endmodule

```
5) MultControl:
```

```
//Multiplier controller. Verilog behavioral model.
module MultControl
                input Clock, Reset, Q0, C0,
                                                  //declare inputs
                output Start, Add, sub, Shift, Halt //declare outputs
       );
                               //five states (one hot –one flip-flop per state)
        reg [5:0] state;
       //one-hot state assignments for five states
        parameter StartS=6'b000001, TestS=6'b000010, AddS=6'b000100, ShiftS=6'b001000,
HaltS=6'b010000,subS=6'b100000
       // State transitions on positive edge of Clock or Resets
        always @(posedge Clock, posedge Reset)
        if (Reset==1)
                state <= StartS
                                                                        //enter StartS state on Reset
        else
        //change state on Clock
        case (state)
        StartS:
                        state <= TestS
                                                                // StartS to TestS
        TestS:
                if (Q0 == 1 \&\& C0 == 1)
                        state <= subS
                else if(Q0 == 1)
                        state <= AddS
                                                                                // TestS to AddS if Q0=1
                else
                        state <= ShiftS ;
                                                                        // TestS to ShiftS if Q0=0
        AddS:
                        state <= ShiftS ;
                                                // AddS to ShiftS
        subS:
                        state <= ShiftS ;
                                                // subS to ShiftS
        ShiftS:
                if (CO)
                                                                        // ShiftS to HaltS if C0=1
                        state <= HaltS
                else
                                                                                // ShiftS to TestS if
                        state <= TestS
C0=0
        HaltS:
                                                                                // stay in HaltS
                        state <= HaltS
        endcase
```

```
// Moore model - activate one output per state
                                   // Start=1 in state StartS, else 0
assign Start
                = state[0]
                                   // Add=1 in state AddS, else 0
assign Add
                = state[2]
                                   // Shift=1 in state ShiftS, else 0
assign Shift
                = state[3]
                = state[4]
                                    // Halt=1 in state HaltS, else 0
assign Halt
assign sub
                        = state[5]
                                    ;
```

endmodule

6) Address_Register:

input

reg

[word_size-1: 0]

```
module Address_Register (data_out, data_in, load, clk, rst);
parameter word_size = 8;
output [word size-1: 0]
                               data out
input [word_size-1: 0]
                               data_in
input
                                                       load, clk, rst
reg
       [word_size-1: 0]
                               data_out
always @ (posedge clk or negedge rst)
 if (rst == 0)
               data_out <= 0
       else if (load)
               data out <= data in
endmodule
7) Instruction_Register:
module Instruction_Register (data_out, data_in, load, clk, rst);
parameter word_size = 8;
output [word_size-1: 0]
                               data_out
                                                       ;
input [word_size-1: 0]
                               data_in
input
                                                       load
 input
                                                       clk, rst
reg
       [word_size-1: 0]
                               data_out
 always @ (posedge clk or negedge rst)
 if (rst == 0)
               data_out <= 0
       else if (load)
               data_out <= data_in
endmodule
8) Register_Unit:
module Register_Unit (data_out, data_in, load, clk, rst);
parameter
                       word_size = 8;
output [word size-1:0]
                               data out
input [word_size-1: 0]
                               data_in
input
                               load
```

clk, rst

data_out

```
always @ (posedge clk or negedge rst)
 if (rst == 0)
               data_out <= 0
        else if (load)
               data_out <= data_in
endmodule
9) D_flop:
module D_flop (data_out, data_in, load, clk, rst);
                       data_out;
output
input
               data_in;
input
               load;
input
               clk, rst;
               data_out;
reg
always @ (posedge clk or negedge rst)
       if (rst == 0)
               data out <= 0
       else if (load == 1)
               data_out <= data_in
endmodule
10) Multiplexer_5ch:
module Multiplexer_5ch (mux_out, data_a, data_b, data_c, data_d, data_e, sel);
parameter word_size = 8;
output [word_size-1: 0]
                               mux_out
input [word_size-1: 0]
                               data_a, data_b, data_c, data_d, data_e;
input [2: 0]
                                       sel
assign mux_out = (sel == 0)
                               ? data_a: (sel == 1)
? data_b : (sel == 2)
? data_c: (sel == 3)
? data_d : (sel == 4)
? data_e: 'bx;
endmodule
```

11) Program_Counter:

```
module Program_Counter (count, data_in, Load_PC, Inc_PC, clk, rst);
 parameter word_size = 8;
 output [word_size-1: 0]
                               count
input [word_size-1: 0]
                                data_in
 input
                                                        Load_PC, Inc_PC
 input
                                                        clk, rst
       [word_size-1: 0]
 reg
                                count
 always @ (posedge clk or negedge rst)
  if (rst == 0)
                count <= 0;
        else if (Load_PC)
                count <= data_in;</pre>
        else if (Inc_PC)
                count <= count +1;</pre>
```

endmodule

```
12) Control_Unit:
```

```
module Control_Unit (
Load R0, Load R1,
Load R2, Load R3,
Load PC, Inc PC,
Sel_Bus_1_Mux, Sel_Bus_2_Mux,
Load IR, Load Add R, Load Reg Y, Load Reg Z, Load Reg ov, Load Reg md,
write, instruction, zero,over_flow,mul_done, clk, rst);
parameter word_size = 8, op_size = 4, state_size = 4;
parameter src_size = 2, dest_size = 2, Sel1_size = 3, Sel2_size = 3;
// State Codes
parameter S_idle = 0, S_fet1 = 1, S_fet2 = 2, S_dec = 3;
parameter S ex1 = 4, S rd1 = 5, S rd2 = 6, S ex2 = 12, mul done wait = 13, LD MUL MSB=14;
parameter S_wr1 = 7, S_wr2 = 8, S_br1 = 9, S_br2 = 10, S_halt = 11;
// Opcodes
parameter NOP = 0, ADD = 1, SUB = 2, AND = 3, NOT = 4
                                                              ,MULT = 10;
parameter RD = 5, WR = 6, BR = 7, BRZ = 8,BRO = 9;
// Source and Destination Codes
parameter R0 = 0, R1 = 1, R2 = 2, R3 = 3;
output Load_R0, Load_R1, Load_R2, Load_R3;
output Load PC, Inc PC;
output [Sel1_size-1:0] Sel_Bus_1_Mux;
output Load IR, Load Add R;
output Load Reg Y, Load Reg Z, Load Reg ov, Load Reg md;
output [Sel2 size-1:0] Sel Bus 2 Mux;
output write;
input [word_size-1: 0] instruction;
input zero;
input over_flow;
input mul done;
input clk, rst;
reg [state size-1: 0] state, next state;
reg Load R0, Load R1, Load R2, Load R3, Load PC, Inc PC;
reg Load IR, Load Add R, Load Reg Y;
reg Sel ALU, Sel Bus 1, Sel Mem, Sel mul LSB, Sel mul MSB;
reg Sel_R0, Sel_R1, Sel_R2, Sel_R3, Sel_PC;
reg Load_Reg_Z, write,Load_Reg_ov,Load_Reg_md;
reg err_flag;
wire [op size-1:0] opcode = instruction [word size-1: word size - op size];
wire [src_size-1: 0] src = instruction [src_size + dest_size -1: dest_size];
wire [dest_size-1:0] dest = instruction [dest_size -1:0];
reg temp = 0;
// Mux selectors
```

```
assign Sel_Bus_1_Mux[Sel1_size-1:0] = Sel_R0 ? 0:
                               Sel_R1 ? 1:
                               Sel_R2 ? 2:
                               Sel_R3 ? 3:
                               Sel_PC ? 4: 3'bx; // 3-bits, sized number
assign Sel_Bus_2_Mux[Sel2_size-1:0] = Sel_ALU ? 0:
                               Sel Bus 1
                                              ? 1:
                               Sel_Mem
                                              ? 2:
                               Sel mul LSB ? 3:
                               Sel_mul_MSB ? 4: 3'bx;
always @ (posedge clk or negedge rst) begin: State_transitions
  if (rst == 0) state <= S idle; else state <= next state; end
//always @ (posedge clk or state or opcode or zero) begin: Output_and_next_state
 always @ (posedge clk ) begin: Output_and_next_state
 //always @ (posedge clk ) begin: Output_and_next_state
                                                             Sel PC = 0;
  Sel R0 = 0; Sel R1 = 0;
                              Sel R2 = 0;
                                              Sel R3 = 0;
  Load_R0 = 0; Load_R1 = 0; Load_R2 = 0; Load_R3 = 0;
                                                             Load_PC = 0;
  Load IR = 0; Load Add R = 0;
                                      Load Reg Y = 0;
                                                             Load_Reg_Z = 0;
Load_Reg_ov = 0;Load_Reg_md=0
  Inc PC
                       = 0
  Sel_Bus_1
               = 0
  Sel_ALU
               = 0
  Sel Mem
               = 0
  Sel_mul_LSB = 0
  Sel mul MSB = 0
  write
               = 0
               = 0
  err_flag
                                              // Used for de-bug in simulation
  next_state = state
  case (state)
                       S_idle:
                              next state = S fet1;
                       S fet1: begin
                                              next_state = S_fet2;
                                              Sel PC = 1;
                                              Sel Bus 1 = 1;
                                              Load_Add_R = 1;
                                end
                       S fet2: begin
                                                      next_state = S_dec;
                                                      Sel Mem = 1;
                                Load_IR = 1;
                                Inc PC = 1;
```

```
S_dec: case (opcode)
NOP: next_state = S_fet1;
ADD, SUB, AND: begin
next_state = S_ex1;
Sel_Bus_1 = 1;
Load_Reg_Y = 1;
        case (src)
                               Sel_R0 = 1;
               R0:
                               Sel_R1 = 1;
               R1:
                               Sel_R2 = 1;
               R2:
               R3:
                               Sel_R3 = 1;
               default:
                               err_flag = 1;
        endcase
        end // ADD, SUB, AND
        NOT: begin
                next_state = S_fet1;
                Load_Reg_Z = 1;
                Sel_Bus_1 = 1;
                Sel_ALU = 1;
                case (src)
                       R0:
                                       Sel_R0 = 1;
                       R1:
                                       Sel_R1 = 1;
                       R2:
                                       Sel_R2 = 1;
                       R3:
                                       Sel_R3 = 1;
                       default:
                                       err_flag = 1;
                endcase
                case (dest)
                       R0:
                                       Load_R0 = 1;
                       R1:
                                       Load_R1 = 1;
                       R2:
                                       Load_R2 = 1;
                       R3:
                                       Load_R3 = 1;
                       default:
                                       err_flag = 1;
                endcase
                end // NOT
                RD: begin
                        next_state = S_rd1;
                       Sel_PC = 1; Sel_Bus_1 = 1; Load_Add_R = 1;
                end // RD
```

```
next_state = S_wr1;
        Sel_PC = 1; Sel_Bus_1 = 1; Load_Add_R = 1;
   end // WR
BR: begin
       next state = S br1;
       Sel_PC = 1; Sel_Bus_1 = 1; Load_Add_R = 1;
end // BR
BRZ: if (zero == 1)
       begin//Fetching the next instruction without incrementing PC if the condition satis
               next state = S br1;
               Sel_PC = 1; Sel_Bus_1 = 1; Load_Add_R = 1;
       end // BRZ
else
       begin //If the condition fails then the code in the next address shouldn't be fetch
        next state = S fet1;
        Inc_PC = 1;
       end
BRO: if (over_flow == 1)
               begin
               next_state = S_br1; //Fetching the next instruction without incrementing PC if
               Sel_PC = 1; Sel_Bus_1 = 1; Load_Add_R = 1;
       // BRZ
       else //If the condition fails then the code in the next address shouldn't be fetched an
               begin
                       next state = S fet1;
                       Inc_PC = 1;
               end
       MULT: begin
                                        next state
                                                       = S_ex2;
                                        Sel_Bus_1
                                                       = 1
                                        Load Reg Y = 1
                                        case (src)
                                                       R0:
                                                                       Sel R0 = 1;
                                                                       Sel R1 = 1;
                                                       R1:
                                                       R2:
                                                                       Sel R2 = 1;
                                                                       Sel R3 = 1;
                                                       R3:
                                                       default:
                                                                       err_flag = 1;
                                        endcase
                               end // MULT
                       default:
                                               next state = S halt;
                       endcase // (opcode)
```

```
begin
S_ex1:
                               next_state = S_fet1;
                               Load_Reg_Z = 1;
                               Load_Reg_ov =
                                                     1;
                                                             //BRO
                               Sel_ALU = 1;
                                       case (dest)
                                              R0: begin Sel_R0 = 1; Load_R0 = 1; end
                                              R1: begin Sel R1 = 1; Load R1 = 1; end
                                              R2: begin Sel_R2 = 1; Load_R2 = 1; end
                                              R3: begin Sel_R3 = 1; Load_R3 = 1; end
                                              default : err_flag = 1;
                                       endcase
                              end
S_ex2:
               begin
                                              = mul_done_wait
                                next_state
                               //Load_Reg_md
                                                     = 1
                                //temp
                                                             =~temp;
                                       case (dest)
                                              R0: Sel_R0 = 1;
                                              R1: Sel_R1 = 1;
                                              R2: Sel_R2 = 1;
                                              R3: Sel_R3 = 1;
                                              default : err_flag = 1;
                                       endcase
                              end
mul_done_wait:begin
                              if(mul_done == 1)
                              begin
                                      next_state = LD_MUL_MSB
                                      Load_Reg_Z
                                                             1
                                      Load_Reg_ov =
                                                             1
                                      Sel_mul_LSB = 1
                                       case (src)
                                              R0: Load_R0 = 1
                                              R1: Load_R1 = 1
                                              R2: Load R2 = 1
                                              R3: Load_R3 = 1
                                              default : err_flag = 1
                                       endcase
                              end
                       else
                              begin
                                next state
                                              = mul done wait
                                Load_Reg_md = 1
                                temp
                                                      =~temp;// for debug
```

```
case (dest)
                                              R0: Sel_R0 = 1;
                                              R1: Sel_R1 = 1;
                                               R2: Sel_R2 = 1;
                                               R3: Sel_R3 = 1;
                                               default : err_flag = 1;
                                        endcase
                               end
                               end
LD_MUL_MSB: begin
                       next_state = S_fet1;
                       Load_Reg_Z
                                              1
                                              1
                       Load_Reg_ov =
                       Sel_mul_MSB = 1
                       case (dest)
                               R0: Load_R0 = 1
                               R1: Load_R1 = 1
                               R2: Load_R2 = 1
                               R3: Load_R3 = 1
                       default : err_flag = 1
                endcase
               end
S_rd1:
               begin
                                next_state = S_rd2;
                                Sel_Mem = 1;
                                Load_Add_R = 1;
                                Inc_PC = 1;
                               end
S_wr1:
               begin
                                next_state = S_wr2;
                                Sel_Mem = 1;
                                Load_Add_R = 1;
                                Inc_PC = 1;
                               end
S_rd2:
               begin
                                next_state = S_fet1;
                                Sel_Mem = 1;
                                        case (dest)
                                               R0:
                                                              Load_R0 = 1;
                                               R1:
                                                              Load_R1 = 1;
                                               R2:
                                                              Load_R2 = 1;
                                               R3:
                                                              Load_R3 = 1;
                                               default:
                                                              err_flag = 1;
```

```
endcase
```

end

```
S_wr2: begin
```

```
next_state = S_fet1;
write = 1;
case (src)
```

R0: Sel_R0 = 1; R1: Sel_R1 = 1; R2: Sel_R2 = 1; R3: Sel_R3 = 1; default: err_flag = 1;

endcase end

S_br1: begin next_state = S_br2; Sel_Mem = 1; Load_Add_R = 1; end S_br2: begin next_state = S_fet1; Sel_Mem = 1; Load_PC = 1; end

S_halt: next_state = S_halt; default: next_state = S_idle;

endcase end

endmodule

```
module Memory_Unit (data_out, data_in, address, clk, write);
parameter word_size = 8;
parameter memory_size = 256;

output [word_size-1: 0] data_out;
input [word_size-1: 0] data_in;
input [word_size-1: 0] address;
input clk, write;
reg [word_size-1: 0] memory [memory_size-1: 0];

assign data_out = memory[address];

always @ (posedge clk)
  if (write) memory[address] = data_in;
endmodule
```