

Title:

Submission Date:

Due

Date:

Course

| Course Number: | COE328 |
|---------------------------|--|
| Semester/Year (e.g.F2016) | F2020 |
| Instructor: | Dr. Sedaghat |
| | |
| Assignment/Lab Number: | Lab 6 |
| Assignment/Lab Title: | Design of a Simple General-Purpose Processor |
| | |

Digital Systems

| Student LAST Name | Student FIRST Name | Student Number | Section | Signature* |
|----------------------|--------------------------|-------------------|---------|------------|
| Patel | Manav | 500967756 | 1 | Matel |
| | | | | |
| | | | | |

November 11, 2020

November 20, 2020

TABLE OF CONTENTS

| INTRODUCTION | 2 |
|-------------------------------|----|
| DESCRIPTION OF COMPONENTS | 2 |
| COMPONENTS | 3 |
| Latch 1 | 3 |
| Description | 3 |
| Truth Table | 3 |
| Circuit Diagram | |
| Waveform | |
| LATCH 2 | |
| Description | |
| Truth Table | |
| Circuit Diagram | |
| Waveform | |
| 4:16 DECODER | |
| Description Truth Table | |
| Circuit Diagram | |
| Waveform | |
| FINITE STATE MACHINE | |
| Description | |
| Truth Table | |
| Circuit Diagram | |
| Waveform | |
| ARITHMETIC AND LOGIC UNIT | 8 |
| PROBLEM SET 1 | |
| Description | |
| Block Schematic File BDF | |
| Purpose of Inputs and Outputs | |
| Table of Microcode | |
| Complete Waveform | |
| PROBLEM SET 2 | |
| Description | |
| Block Schematic File BDF | |
| Purpose of Inputs and Outputs | |
| Table of Microcode | |
| Complete Waveform | |
| PROBLEM SET 3 | 13 |
| Description | |
| Block Schematic File BDF | |
| Purpose of Inputs and Outputs | |
| Table of Microcode | |
| Complete Waveform | |
| CONCLUSION | 16 |
| REFERENCES | 17 |

Introduction

In Lab 6: Design of a Simple General-Purpose Processor, and Arithmetic and Logic Unit (ALU) is to be designed in a VHDL environment on Quartus, and then implemented through Waveforms, to check for accurate results. The unit consists of several parts, that eventually would come together to produce a functional ALU. These parts include the control unit, the bus, the registers and the ALU core. This general-purpose processor will consist of two latches, a decoder unit, multiple SSEGs, a finite state machine, the ALU. The goal of this lab is to create a functional Simple General-Processor using the parts mentioned. Two input values, A and B, were also to be chosen. For this lab, A is chosen to be 77, and B is chosen to be 56

Components

Component 1: Latch 1


The first component of this general-purpose processor is the Latch. There are two latches that will be used in creating this processor. The latch stores the output of the processor so that the LED can be turned on in the SSEG. This latch is used for the first input value, A. For this part, A = 77. The following table is the truth table for latch 1:

Table 1: Truth Table for Latch 1

| S | R | Qa | Qb |
|---|---|-------|------|
| 0 | 0 | Men | nory |
| 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | Not l | Jsed |


The following shows the block diagram for the first Latch.

Figure 1: Block Diagram for Latch 1



The following shows the waveform for Latch 1.

Figure 2: Waveform for Latch 1



Component 2: Latch 2


The second component of this general-purpose processor is another latch. This is the second latch used to create this processor. This latch is used for the second input value, B. For this part, B = 56. The following table is the truth table for latch 2:

Table 1: Truth Table for Latch 2:

| S | R | Qa | Qb |
|---|---|-------|------|
| 0 | 0 | Men | nory |
| 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | Not l | Jsed |


The following shows the Block Diagram for Latch 2:

Figure 3: Block Diagram for Latch 2



The following shows the waveform for Latch 2.

Figure 4: Waveform for Latch 2



Component 3: 4:16 Decoder


The third component of this general-purpose processor is the 4:16 decoder. The function of a decoder is to change a sort of instructions into signals. It is tasked to receive the signal from the FSM, decode it and send it to the ALU. The following is the truth table for a 4:16 decoder:

Table 3: Truth Table for 4:16 Decoder

| En | X4 | X3 | X2 | X1 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |


The following is the Block Diagram for the 4:16 Decoder:

Figure 5: 4:16 Decoder



The following is the waveform for the 4:16 Decoder:

Figure 6: Waveform for 4:16 Decoder




Component 4: Finite State Machine

The fourth component of this general-purpose processor is the Finite State Machine (FSM). An FSM is a machine made of one or multiple states, where only one state can be active at a time. If it is on, it would go to the next state, else if it is off, it would stay in the same state or go to the previous state. The following is the state diagram for a Finite State Machine:

| Present State | Next S | Output | |
|---------------|--------|--------|---|
| | w = 0 | w = 1 | Z |
| A | A | В | 0 |
| В | A | С | 0 |
| С | A | С | 1 |


The following is the Block Diagram for a Finite State Machine:

Figure 7: Block Diagram for FSM



The following is the waveform for an FSM:

Figure 8: Waveform for FSM



Arithmetic and Logic Unit

Problem Set 1

The problem is to initially implement the first design of the General Processor Unit. Thee FSM output will follow an up-counting pattern which will send a signal to the ALU core for the operation. This will go then to the Result, which shows the output. The FSM is assigned nine microcodes, where each microcode as a specific function it performs. At the output, all functions will be displayed.

The following shows the Block Schematic for Problem Set 1:

Figure 9: Block Schematic for Problem 1

Here, the FSM is where the states are shown. If data_in for each number ins the student id is '0', it will stay in the same state. Else if data_in is '1', it will go onto the next state. Also, each number is assigned to a specific state. For example, when student_id is equal to '0101', current_state would be '0000'. The latches will store the output of the processor for the initial A and B inputs, and output it through the SSEG, where the LEDs will be on or off. The ALU is where the instructions

to the microcodes will be processed. For instance, if the microcode is '000000000000000001', it will sum A and B, and will output the result. Finally, the SSEGs will receive information from the ALU, and will provide an output by turning on or off for each input.


The following is the table for the microcodes for Problem Set 1:

Table 5: ALU Core Operations for Problem 1 with Output Code

| Function # | Microcode | Output Code |
|------------|---|------------------------------|
| | | |
| 1 | 0000000000000001 | Result \leq Reg1 + Reg2; |
| | | Result <= Reg1 - Reg2; |
| 2 | 000000000000000000000000000000000000000 | if Reg2 > Reg1 Then |
| 2 | 000000000000000000000000000000000000000 | Neg <= '1'; |
| | | End if; |
| 3 | 000000000000100 | Result <= (NOT(Reg1)); |
| 4 | 000000000001000 | Result \leq (NOT(A OR B)); |
| 5 | 000000000010000 | Result <= (NOT(A AND B)); |
| 6 | 000000000100000 | Result <= (A OR B); |
| 7 | 000000001000000 | Result <= (A XOR B); |
| 8 | 000000010000000 | Result <= (A AND B); |
| 9 | 000000100000000 | Result <= (NOT (A XOR B)); |
| | others | 00000000 |

The following is the waveform for Problem Set 1:

Figure 10: Waveform for Problem Set 1



Problem Set 2

Theis problem is to modify the core of the ALU based on operations and functions provided. The Block Diagram is the same as the block diagram for Problem Set 2, and therefore will perform in the same manner.

The following shows the Block Schematic for Problem Set 1:




Figure 11: Block Schematic for Problem 2

Other than the ALU, all components will function the same way as Problem Set 1, with the same set of instructions given. The ALU is where the instructions to the microcodes will be different in this Problem Set. It will follow the instructions to the functions from Modified ALU core operations. Option C is selected for this portion of the lab. For instance, if the microcode is '0000000000000001', it will produce the difference between A and B. The SSEGs will receive information from the ALU and will provide an output by turning on or off for each input.


The following is the table for the microcodes for Problem Set 2:

Table 6: ALU Core Operations for Problem 2 with Output Code

| Function # | Microcode | Output Code |
|------------|------------------|---|
| 1 | 000000000000001 | <pre>if (A < B) then neg <= '1'; Result <= B - A; else neg <= '0'; Result <= A - B; end if;</pre> |
| 2 | 0000000000000010 | neg <= '0'; Result <= (1 + not(B)); |
| 3 | 000000000000100 | $neg \le 0'$; $temp(0) \le B(0)$; $temp(1) \le B(1)$; $temp(2) \le B(2)$; $temp(3) \le B(3)$; $temp(4) \le A(4)$; $temp(5) \le A(5)$; $temp(6) \le A(6)$; $temp(7) \le A(7)$; $Result \le temp$; |
| 4 | 000000000001000 | neg <= '0' ; Result <= null ; |
| 5 | 000000000010000 | neg <= '0'; Result <= B - "0101"; |
| 6 | 000000000100000 | $neg \le 0'$; $temp(0) \le A(7)$; $temp(1) \le A(6)$; $temp(2) \le A(5)$; $temp(3) \le A(4)$; $temp(4) \le A(3)$; $temp(5) \le A(2)$; $temp(6) \le A(1)$; $temp(7) \le A(0)$; $Result \le temp$; |
| 7 | 000000001000000 | neg <= '0'; Result <= B sll 3; |
| 8 | 000000010000000 | neg <= '0'; Result <= A - "011"; |
| 9 | 000000100000000 | neg <= '0'; Result <= not(B); |
| | others | 00000000 |

The following is the waveform for Problem Set 1:

Figure 12: Waveform for Problem Set 2




Problem Set 3

This problem is to use the student_id output from the FSM component of the control unit and implement functionalities that are described.

The following shows the Block Schematic for Problem Set 3:

Figure 13: Block Schematic for Problem 3



Here, the student_id output from the FSM will be used. Choosing option B for this part of the lab, the task is to display 'y' for each student_id output if it is even and display 'n' if the output is odd, for each microcode instruction. The ALU will take all instructions for each microcode and have outputs based on what each function is asking. For example, for the microcode "000000000000001", if the first value of the student number is even, the SSEG will display Y, in binary. Else if the first value is odd, the SSEG will display N, in binary. These same set of instructions were repeated for all eight functions. This will continue for all nine functions.

The following is the table for the microcodes for Problem Set 3:


Table 7: ALU Core Operations for Problem 3 with Output Code

| Function # | Microcode | Output Code |
|------------|-----------------|--|
| 1 | 000000000000001 | <pre>if (student_id mod 2 = 0) then Result <= "1111"; else Result <= "0000"; end if;</pre> |
| 2 | 000000000000010 | <pre>if (student_id mod 2 = 0) then Result <= "1111"; else Result <= "0000"; end if;</pre> |
| 3 | 000000000000100 | <pre>if (student_id mod 2 = 0) then Result <= "1111"; else Result <= "0000"; end if;</pre> |
| 4 | 000000000001000 | <pre>if (student_id mod 2 = 0) then Result <= "1111"; else Result <= "0000"; end if;</pre> |
| 5 | 000000000010000 | <pre>if (student_id mod 2 = 0) then Result <= "1111"; else Result <= "0000"; end if;</pre> |
| 6 | 000000000100000 | <pre>if (student_id mod 2 = 0) then Result <= "1111"; else Result <= "0000"; end if;</pre> |
| 7 | 000000001000000 | <pre>if (student_id mod 2 = 0) then Result <= "1111"; else Result <= "0000"; end if;</pre> |

| 8 | 000000010000000 | <pre>if (student_id mod 2 = 0) then Result <= "1111"; else Result <= "0000"; end if;</pre> |
|---|-----------------|--|
| 9 | 000000100000000 | <pre>if (student_id mod 2 = 0) then Result <= "1111"; else Result <= "0000"; end if;</pre> |
| | others | 00000000 |

The following is the waveform for Problem Set 1:

Figure 14: Waveform for Problem Set 3



Conclusion

For this lab, the goal is to create a General-Purpose processor and an ALU using several components, which would come together at the end to produce the above. For each component, a VHDL code was created. Following that, each component had a block diagram created and was implemented onto a BDF schematic, which was connected to provide outputs from inputs. After, a waveform was created for each problem set to analyze and test results. Overall, the results from the lab were satisfying, as results were accurate and all block diagrams along the VHDL code compiled without presenting any errors. Overall, from the results of this lab, since everything worked properly, the outcome is positive.

References

"Lab 6 Report Outline." Ryerson University, Toronto, ON.

"Lab 6: Design of a Simple General-Purpose Processor." Ryerson University, Toronto, ON.

S. D. Brown and Z. G. Vranesic, *Fundamentals of digital logic with VHDL design*. Chennai: McGraw-Hill Education (India) Private Limited, 2012.