SIMDRAM: A Framework for Bit-Serial SIMD Processing using DRAM

Nastaran Hajinazar*

Geraldo F. Oliveira*

Sven Gregorio

Joao Ferreira

Nika Mansouri Ghiasi

Minesh Patel Mohammed Alser

Saugata Ghose

Juan Gómez–Luna

Onur Mutlu









Executive Summary

- <u>Motivation</u>: Processing-using-Memory (PuM) architectures can efficiently perform bulk bitwise computation
- **Problem**: Existing PuM architectures are not widely applicable
 - Support only a limited and specific set of operations
 - Lack the flexibility to support new operations
 - Require significant changes to the DRAM subarray
- **Goals**: Design a processing-using-DRAM framework that:
 - Efficiently implements complex operations
 - Provides the flexibility to support new desired operations
 - Minimally changes the DRAM architecture
- <u>SIMDRAM</u>: An end-to-end processing-using-DRAM framework that provides the programming interface, the ISA, and the hardware support for:
 - 1. Efficiently computing complex operations
 - 2. Providing the ability to implement arbitrary operations as required
 - 3. Using a massively-parallel in-DRAM SIMD substrate that requires minimal changes to DRAM
- **<u>Key Results</u>**: SIMDRAM provides:
 - 88x and 5.8x the throughput and 257x and 31x the energy efficiency of a baseline CPU and a high-end GPU, respectively, for 16 in-DRAM operations
 - 21x and 2.1x the performance of the CPU and GPU for seven real-world applications



Outline

- 1. Processing-using-DRAM
- 2. Background
- 3. SIMDRAM
 - Processing-using-DRAM Substrate
 - SIMDRAM Framework
- 4. System Integration
- 5. Evaluation
- 6. Conclusion

Outline

1. Processing-using-DRAM

2. Background

3. SIMDRAM

- Processing-using-DRAM Substrate
- SIMDRAM Framework

4. System Integration

5. Evaluation


6. Conclusion

SAFARI

Data Movement Bottleneck

Data movement is a major bottleneck

More than 60% of the total system energy is spent on data movement¹




Bandwidth-limited and power-hungry memory channel



Processing-in-Memory (PIM)

- **Processing-in-Memory:** moves computation closer to where the data resides
 - Reduces/eliminates the need to move data between processor and DRAM



Processing-using-Memory (PuM)

- PuM: Exploits analog operation principles of the memory circuitry to perform computation
 - Leverages the large internal bandwidth and parallelism available inside the memory arrays
- A common approach for PuM architectures is to perform bulk bitwise operations
 - Simple logical operations (e.g., AND, OR, XOR)
 - More complex operations (e.g., addition, multiplication)

Outline

1. Processing-using-DRAM

2. Background

3. SIMDRAM

- Processing-using-DRAM Substrate
- SIMDRAM Framework


4. System Integration

5. Evaluation


6. Conclusion

SAFARI

Inside a DRAM Chip




DRAM Cell Operation




- 1. ACTIVATE (ACT)
- 2. READ/WRITE
- 3. PRECHARGE (PRE)

DRAM Cell Operation - ACTIVATE




6. Row buffer stores the cell value

DRAM Cell Operation - READ/WRITE






DRAM Cell Operation - PRECHARGE




In-DRAM Row Copy




SAFARI

In-DRAM Row Copy: RowClone




14

Triple-Row Activation






Majority Function



SAFARI


Ambit: In-DRAM Bulk Bitwise AND/OR





17


Ambit: Subarray Organization



Ambit: Subarray Organization

Data rows

Control rows



Less than 1% of overhead in existing DRAM chips

Sense amplifiers



DRAM subarray

PuM: Prior Works

 DRAM and other memory technologies that are capable of performing computation using memory

Shortcomings:

- Support **only basic** operations (e.g., Boolean operations, addition)
 - Not widely applicable
- Support a limited set of operations
 - Lack the flexibility to support new operations
- Require significant changes to the DRAM
 - Costly (e.g., area, power)

PuM: Prior Works

• DRAM and other memory technologies that are capable of performing computation using memory

Shortcomings:

• Support **only basic** operations (e.g., Boolean operations, addition)

Need a framework that aids general adoption of PuM, by:

- Efficiently implementing complex operations
- Providing flexibility to support new operations

Costly (e.g., area, power)

Our Goal

Goal: Design a PuM framework that

- Efficiently implements complex operations
- Provides the flexibility to support new desired operations
- Minimally changes the DRAM architecture

Outline

- 1. Processing-using-DRAM
- 2. Background

3. SIMDRAM

- Processing-using-DRAM Substrate
- SIMDRAM Framework

4. System Integration

- 5. Evaluation
- 6. Conclusion

SAFARI

Key Idea

• **SIMDRAM:** An end-to-end processing-using-DRAM framework that provides the programming interface, the ISA, and the hardware support for:

- Efficiently computing complex operations in DRAM
- Providing the ability to implement **arbitrary** operations as required
- Using an **in-DRAM massively-parallel SIMD substrate** that requires **minimal** changes to DRAM architecture

Outline


- 1. Processing-using-DRAM
- 2. Background
- 3. SIMDRAM
 - Processing-using-DRAM Substrate
 - SIMDRAM Framework
- 4. System Integration
- 5. Evaluation
- 6. Conclusion

SAFARI

SIMDRAM: PuM Substrate

 SIMDRAM framework is built around a DRAM substrate that enables two techniques:

(1) Vertical data layout



Pros compared to the conventional horizontal layout:

- Implicit shift operation
- Massive parallelism

SAFARI

(2) Majority-based computation

$$C_{\text{out}} = AB + AC_{\text{in}} + BC_{\text{in}}$$
 $A \leftarrow B \leftarrow MAJ \leftarrow C_{\text{out}}$


Pros compared to AND/OR/NOT-based computation:


- Higher performance
- Higher throughput
- Lower energy consumption

Outline


- 1. Processing-using-DRAM
- 2. Background
- 3. SIMDRAM
 - Processing-using-DRAM Substrate
 - SIMDRAM Framework
- 4. System Integration
- 5. Evaluation
- 6. Conclusion


SIMDRAM Framework






SIMDRAM Framework: Step 1








Step 1: Naïve MAJ/NOT Implementation



Naïvely converting AND/OR/NOT-implementation to MAJ/NOT-implementation leads to an unoptimized circuit

Step 1: Efficient MAJ/NOT Implementation





Step 1 generates an optimized MAJ/NOT-implementation of the desired operation

⁴ L. Amarù et al, "Majority-Inverter Graph: A Novel Data-Structure and Algorithms for Efficient Logic Optimization", DAC, 2014.



SIMDRAM Framework: Step 2





Step 2: µProgram Generation

• **µProgram:** A series of microarchitectural operations (e.g., ACT/PRE) that SIMDRAM uses to execute SIMDRAM operation in DRAM

• Goal of Step 2: To generate the µProgram that executes the desired SIMDRAM operation in DRAM

Task 1: Allocate DRAM rows to the operands

Task 2: Generate μProgram

Step 2: µProgram Generation

• **µProgram:** A series of microarchitectural operations (e.g., ACT/PRE) that SIMDRAM uses to execute SIMDRAM operation in DRAM


• Goal of Step 2: To generate the µProgram that executes the desired SIMDRAM operation in DRAM

Task 1: Allocate DRAM rows to the operands

Task 2: Generate μProgram

Task 1: Allocating DRAM Rows to Operands

 Allocation algorithm considers two constraints specific to processing-using-DRAM




subarray organization



Task 1: Allocating DRAM Rows to Operands

 Allocation algorithm considers two constraints specific to processing-using-DRAM



Constraint 2:

Destructive behavior of triple-row activation




Overwritten with MAJ output

subarray organization



Task 1: Allocating DRAM Rows to Operands

- Allocation algorithm:
 - Assigns as many inputs as the number of free compute rows
 - All three input rows contain the MAJ output and can be reused



Step 2: µProgram Generation


• **µProgram:** A series of microarchitectural operations (e.g., ACT/PRE) that SIMDRAM uses to execute SIMDRAM operation in DRAM

• Goal of Step 2: To generate the µProgram that executes the desired SIMDRAM operation in DRAM


Task 1: Allocate DRAM rows to the operands

Task 2: Generate μProgram

Task 2: Generate an initial µProgram










Initial µProgram












Task 2: Generate N-bit Computation


 Final μProgram is optimized and computes the desired operation for operands of N-bit size in a bit-serial fashion




Optimized µProgram


Task 2: Generate μProgram

 Final μProgram is optimized and computes the desired operation for operands of N-bit size in a bit-serial fashion



SIMDRAM Framework: Step 3






SAFARI


Step 3: µProgram Execution

- SIMDRAM control unit: handles the execution of the $\mu Program$ at runtime
- Upon receiving a bbop instruction, the control unit:
 - 1. Loads the μProgram corresponding to SIMDRAM operation
 - 2. Issues the sequence of DRAM commands (ACT/PRE) stored in the μ Program to SIMDRAM subarrays to perform the in-DRAM operation



More in the Paper

 Detailed reference implementation and microarchitecture of the SIMDRAM control unit





Outline

- 1. Processing-using-DRAM
- 2. Background

3. SIMDRAM

- Processing-using-DRAM Substrate
- SIMDRAM Framework

4. System Integration

5. Evaluation

6. Conclusion

SAFARI

System Integration

Efficiently transposing data

Programming interface

Handling page faults, address translation, coherence, and interrupts

Handling limited subarray size

Security implications

Limitations of our framework

System Integration

Efficiently transposing data

Programming interface

Handling page faults, address translation, coherence, and interrupts

Handling limited subarray size

Security implications

Limitations of our framework

Transposing Data

SIMDRAM operates on vertically-laid-out data

 Other system components expect data to be laid out horizontally




Challenging to share data between SIMDRAM and CPU


Fransposition Unit

Transposition Unit

Transforms the data layout from horizontal to vertical, and vice versa



Efficiently Transposing Data



More in the Paper

SIMDRAM: An End-to-End Framework for Bit-Serial SIMD Computing in DRAM

*Nastaran Hajinazar^{1,2} Nika Mansouri Ghiasi¹ *Geraldo F. Oliveira¹ Minesh Patel¹ Juan Gómez-Luna¹ Sven Gregorio¹ Mohammed Alser¹ Onur Mutlu¹

João Dinis Ferreira¹ Saugata Ghose³

¹ETH Zürich

²Simon Fraser University

³University of Illinois at Urbana–Champaign

coherence, and interrupts

Handling limited subarray size

Security implications

Limitations of our framework

Outline

- 1. Processing-using-DRAM
- 2. Background
- 3. SIMDRAM
 - Processing-using-DRAM Substrate
 - SIMDRAM Framework
- 4. System Integration
- 5. Evaluation
- 6. Conclusion

Methodology: Experimental Setup

• Simulator: gem5

Baselines:

- A multi-core CPU (Intel Skylake)
- A high-end GPU (NVidia Titan V)
- Ambit: a state-of-the-art in-memory computing mechanism
- Evaluated SIMDRAM configurations (all using a DDR4_2400_x64 device):
 - 1-bank: SIMDRAM exploits 65'536 SIMD lanes (an 8 kB row buffer)
 - 4-banks: SIMDRAM exploits 262'144 SIMD lanes
 - 16-banks: SIMDRAM exploits 1'048'576 SIMD lanes


Methodology: Workloads

Evaluated:

- 16 complex in-DRAM operations:
 - Absolute Predication
 - Addition/Subtraction ReLU
 - BitCount AND-/OR-/XOR-Reduction
 - Equality/Greater/Greater Equal Division/Multiplication
- 7 real-world applications
 - BitWeaving (databases) LeNET (neural networks)
 - TPH-H (databases) VGG-13/VGG-16 (neural networks)
 - kNN (machine learning) Brightness (graphics)

Throughput Analysis


Average normalized throughput across all 16 SIMDRAM operations



SIMDRAM significantly outperforms all state-of-the-art baselines for a wide range of operations

Energy Analysis


Average normalized energy efficiency across all 16 SIMDRAM operations



SIMDRAM is more energy-efficient than all state-of-the-art baselines for a wide range of operations

Real-World Applications

Average speedup across 7 real-world applications



SIMDRAM effectively and efficiently accelerates many commonly-used real-world applications

More in the Paper

Evaluation:

- Reliability
- Data transposition overhead
- Area overhead
- Comparison to in-cache computing
- And more ...

Outline

- 1. Processing-using-DRAM
- 2. Background
- 3. SIMDRAM
 - Processing-using-DRAM Substrate
 - SIMDRAM Framework
- 4. System Integration
- 5. Evaluation
- 6. Conclusion

Conclusion

- <u>SIMDRAM</u>: An end-to-end processing-using-DRAM framework that provides the programming interface, the ISA, and the hardware support for:
 - 1. Efficiently computing complex operations
 - 2. Providing the ability to implement arbitrary operations as required
 - 3. Using a massively-parallel in-DRAM SIMD substrate
- Key Results: SIMDRAM provides:
 - 88x and 5.8x the throughput and 257x and 31x the energy efficiency of a baseline CPU and a high-end GPU, respectively, for 16 in-DRAM operations
 - 21x and 2.1x the performance of the CPU and GPU for seven real-world applications
- **Conclusion**: SIMDRAM is a promising PuM framework
 - Can ease the adoption of processing-using-DRAM architectures
 - Improve the performance and efficiency of processing-using-DRAM architectures

SAFARI

SIMDRAM: A Framework for Bit-Serial SIMD Processing using DRAM

Nastaran Hajinazar*

Geraldo F. Oliveira*

Sven Gregorio

Joao Ferreira

Nika Mansouri Ghiasi

Minesh Patel Mohammed Alser

Saugata Ghose

Juan Gómez–Luna

Onur Mutlu







