# Trabalho 4 de Arquitetura e Organização de Arquivos – Turma C

Aluno: Marcos Paulo Cayres Rosa

Matrícula: 14/0027131

# Projeto de uma ULA em VHDL

# Telas de simulação:

Para as operações aritméticas, os testes são feitos para resultado e operando zero, casos com overflow e carry e utilizando valores positivos e negativos.

### AND

<u>*</u>	Msgs								
<b>-</b> → /ulamips_tb/A	00000000000000	11000000000	00000000000	000000000		00000000000	00001010101	0101010101	
<b>±</b> –◆ /ulamips_tb/B	01110000000000	11111111111	111111111111	1111111100		11111111111	11111011011	0110110110	
+- /ulamips_tb/opcode	1111	0000							
	ZZZZZZZZZZZZZZZ	11000000000	0000000000	000000000		00000000000	00001010001	0100010100	
/ulamips_tb/vai	0								
/ulamips_tb/zero	0								
/ulamips_tb/ovfl	0								


### OR

<u>1</u> 1 <del>-</del> -	Msgs		
+	00000000000000	110000000000000000000000000000000000000	
<b>≖</b> – <b>♦</b> /ulamips_tb/B	0111000000000	1111111111111111111111111111111100 111111	
+> /ulamips_tb/opcode	1111	0001	
<b>_ → /</b> ulamips_tb/Z	ZZZZZZZZZZZZZZZZ	111111111111111111111111111111111111111	
/ulamips_tb/vai	0		
/ulamips_tb/zero	0		
/ulamips_tb/ovfl	0		

### **ADD**

<u>™</u> *	Misgs																 _
/ulamips_tb/A	00000000000000			11111111111		000000000000000000000000000000000000000	00000000000	0000000001		00000000000	00000000000	0000000000		0000000000	00000000000	00000111110	
<b>=-</b> ♦ /ulamips_tb/B	01110000000000	00000000000	0000000000	0000000001		<b>0111111111</b>		шшшш		шшшш		шшшш		0000000000	00000000000	00011111000	
/ulamips_tb/opcode	1111	0010												0010			
/ulamips_tb/Z	ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ	000000000000	00000000000	0000000000		10000000000	00000000000	0000000000		111111111111	111111111111	11111111111		0000000000	00000000000	00100110110	
/ulamips_tb/vai	0																
/ulamips_tb/zero	0																
/ulamips_tb/ovfl	0																

### **SUB**




# SLT

<mark>1</mark> →	Msgs																
	000000000000000000000000000000000000000	0000000000	00000000000	00000000011						00000000000	00000000000	0000000000			11111111111		
Julamips_tb/B  Julamips_tb/B						0000000000	000000000000	0000000011				т				1111111111	
		0100												0100	1111111111111		
	2222222222222	11111111111	111111111111	1111111111111	_	00000000000	00000000000	0000000000			_						
/ulamips_tb/vai /ulamips_tb/zero	0																
/ulamips_tb/ovfi																	

# **NOR**

<u>}</u>	Msgs								
	0000000000000	11000000000	00000000000	0000000000		00000000000	00001010101	0101010101	
	01110000000000 1111	111111111111	111111111111	1111111100		111111111111	11111011011	0110110110	
<u>+</u> - √ /ulamips_tb/opcode + - √ /ulamips_tb/Z	ZZZZZZZZZZZZZZZZ	0101 00000000000	00000000000	0000000011		00000000000	00000100000	1000001000	
/ulamips_tb/vai	0	,55555555555555555555555555555555555555		0000000011		,0000000000	00000100000	1000001000	
/ulamips_tb/zero	0								
/ulamips_tb/ovfl	0								



### **SLL**

<b>ju</b> •	Msgs										
/ulamips_tb/A	111111111111111	000000000000000000	00000000000000011	11111111111	11111111111	1111111101		00000000000	00000000000	0000011111	
♣-♦ /ulamips_tb/B		100011111111111111	шишш	1111111111	11111111111	1111110001		111111111111	1111111111	1111111111	
<u>→</u> /ulamips_tb/opcode		0111									
<u>→</u> /ulamips_tb/Z	111111111111111111111111111111111111111	011111111111111111111111111111111111111	1111111111111000	0001111111		1111111110		100000000000	00000000000	0000000000	
/ulamips_tb/vai	0										
/ulamips_tb/zero	0										
/ulamips_tb/ovfl	0										

### **SRL**

<u>}</u> 2 ₹	Msgs											
<b></b>	00000000000000	000000000	00000000000	00000000		111111111111	1111111101		00000000000	0000000000	0000011111	
<b>≖</b> –♦ /ulamips_tb/B	111111111111111	111111111	11111111111	11111110	10001111111	11111111111	1111111111		11111111111	11111111111	11111111111	
/ulamips_tb/opcode	0111	1000										
<b>≖</b> –♦ /ulamips_tb/Z	10000000000000	000111111		111111111	01111111111	111111111111	1111111000		00000000000	00000000000	0000000001	
/ulamips_tb/vai	0											
/ulamips_tb/zero	0											
/ulamips_tb/ovfl	0											

### **SRA**

<u> -</u>	Msgs												
	00000000000000	000000000000000000000000000000000000000	0000000 (11111111111		111111101		00000000000	0000000000	0000011111		00000000000	00000000000	0000000101
			1111110   10001111111	шшшш	111111111		<u></u>	шшшш	шшш		01110000000	00000000000	000000000
/ulamips_tb/opcode	1000	1001											
/ulamips_tb/Z	00000000000000		11111111 (011111111111	***********	1111111111		<del></del>	шшш	THEFT		00000011100	0000000000	0000000000
/ulamips_tb/vai	0												
/ulamips_tb/zero	0												
/ulamips_tb/ovfl	0												

### Dados de síntese:

### ulaMIPS.vhd:

#### architecture ulaExec of ulaMIPS is

begin

```
process (A, B, opcode)
       constant zeros : std logic vector(WSIZE-1 downto 0) := (others => '0');
       constant ones : std logic vector(WSIZE-1 downto 0) := (others => '1');
       variable tmp : std logic vector(WSIZE-1 downto 0);
       variable soma : std logic vector(WSIZE-1 downto 0);
       variable cin, cout : std logic;
       begin
               vai <= '0';
               ovf1 \le '0';
       -- O código da entrada "opcode" determina que tarefa será executada
                case opcode is
                       when "0000" =>
                                               -- Lógica "E" bit a bit
                               tmp := A and B;
                       when "0001" =>
                                               -- Lógica "OU" bit a bit
                               tmp := A or B;
                       when "0010" =>
                                               -- Adição
                               for i in 0 to (WSIZE-1) loop
                                       if(i = 0) then
                                               cin := '0';
                                       else
                                               cin := cout;
                                       end if:
                                       soma(i) := A(i) xor B(i) xor cin;
                                       cout := (A(i) \text{ and } B(i)) or ((A(i) \text{ xor } B(i)) \text{ and }
cin);
                               end loop;
                               vai <= cout;
                               ovfl <= cin xor cout;
                               tmp := soma;
                       when "0011" =>
                                               -- Subtração
                               for i in 0 to (WSIZE-1) loop
                                       if(i = 0) then
                                               cin := '0';
                                       else
                                               cin := cout;
                                       end if;
                                       soma(i) := A(i) xor B(i) xor cin;
                                       cout := ((\text{not } A(i)) \text{ and } B(i)) \text{ or}(B(i) \text{ and cin})
or(cin and (not A(i)));
                               end loop;
                               vai <= cout;
                               ovfl <= cin xor cout;
```

```
tmp := soma;
                    when "0100" =>
                                         -- Set on Less Then
                           if(signed(A) \le signed(B)) then
                                  tmp := ones;
                           else
                                  tmp := zeros;
                           end if:
                    when "0101" =>
                                        -- Lógica "COMPLEMENTO DE OU"
bit a bit
                           tmp := A nor B;
                    when "0110" =>
                                         -- Lógica "OU ESCLUSIVO" bit a bit
                           tmp := A xor B;
                    when "0111" =>
                                        -- Shift Left Lógico
                                           std logic vector(unsigned(B)
                           tmp :=
                                                                            s11
to integer(signed(A)));
                    when "1000" =>
                                        -- Shift Right Lógico
                           tmp
                                   :=
                                           std logic vector(unsigned(B)
                                                                            srl
to integer(signed(A)));
                    when "1001" =>
                                         -- Shift Right Aritmético
                                        to stdlogicvector(to bitvector(B)
                           tmp
                                                                            sra
to integer(signed(A)));
                    when others =>
                                        -- Saída em alta impedância para
operação indefinida
                           tmp := (others => 'Z');
             end case;
             if(tmp = zeros) then
                    zero <= '1';
             else
                    zero \leq '0';
             end if;
             Z \leq tmp;
 end process;
end ulaExec;
ulaMIPS tb.vhd:
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY ulaMIPS tb IS
END ulaMIPS tb;
ARCHITECTURE ulaMIPS arch OF ulaMIPS tb IS
-- constants
-- signals
SIGNAL A: STD LOGIC VECTOR(31 DOWNTO 0);
```

```
SIGNAL B: STD LOGIC VECTOR(31 DOWNTO 0);
SIGNAL opcode: STD LOGIC VECTOR(3 DOWNTO 0);
SIGNAL Z: STD LOGIC VECTOR(31 DOWNTO 0);
SIGNAL vai: STD LOGIC:
SIGNAL zero: STD LOGIC;
SIGNAL ovfl: STD LOGIC:
COMPONENT ulaMIPS
       PORT (
       A: IN STD LOGIC VECTOR(31 DOWNTO 0);
       B: IN STD LOGIC VECTOR(31 DOWNTO 0);
       opcode: IN STD LOGIC VECTOR(3 DOWNTO 0);
       Z: OUT STD LOGIC VECTOR(31 DOWNTO 0);
       vai: OUT STD LOGIC:
       zero: OUT STD LOGIC;
       ovfl: OUT STD LOGIC
       );
END COMPONENT;
BEGIN
       i1: ulaMIPS
       PORT MAP (
-- list connections between master ports and signals
       A => A
       B \Rightarrow B.
       opcode => opcode.
       Z => Z
       vai => vai,
       zero => zero,
       ovfl => ovfl
       );
       PROCESS
-- variable declarations
       BEGIN
               -- AND
               A \le (31 \mid 30 = '1', others = '0');
               B \le (0 \mid 1 = 0'), others = 1');
               opcode \leq "0000";
               wait for 10 ns;
               A \le (0 \mid 2 \mid 4 \mid 6 \mid 8 \mid 10 \mid 12 \mid 14 \mid 16 \Rightarrow '1', \text{ others } \Rightarrow '0');
               B \le (0 \mid 3 \mid 6 \mid 9 \mid 12 \mid 15 = 0', \text{ others} = 1');
               opcode <= "0000";
               wait for 10 ns;
               -- OR
               A \le (31 \mid 30 = 1'), others = 1');
               B \le (0 \mid 1 = 0'), others = 1');
               opcode <= "0001";
               wait for 10 ns;
               A \le (0 \mid 2 \mid 4 \mid 6 \mid 8 \mid 10 \mid 12 \mid 14 \mid 16 \Rightarrow '1', \text{ others } \Rightarrow '0');
```

```
B \le (0 \mid 3 \mid 6 \mid 9 \mid 12 \mid 15 = 0', \text{ others} = 1');
opcode <= "0001";
wait for 10 ns;
-- ADD
A \le (others = > '1');
B \le (0 = 1')', others = 0');
opcode <= "0010";
wait for 10 ns;
A \le (0 = 1', others = 10');
B \le (31 = 0'), others = 11');
opcode <= "0010";
wait for 10 ns;
A \leq (others \Rightarrow '0');
B \le (others = > '1');
opcode <= "0010";
wait for 10 ns;
A \le (1 \mid 2 \mid 3 \mid 4 \mid 5 \implies '1', \text{ others} \implies '0'):
B \le (3 \mid 4 \mid 5 \mid 6 \mid 7 \implies '1', \text{ others} \implies '0');
opcode <= "0010";
wait for 10 ns;
-- SUB
A \le (0 = 1', others = 10');
B \le (0 \mid 31 = '1', others = '0');
opcode <= "0011";
wait for 10 ns;
A \le (others => '1');
B \le (0 = 1')', others = 10');
opcode <= "0011";
wait for 10 ns;
A \le (0 = 1', others = 10');
B \le (31 = 0'), others = 11');
opcode <= "0011";
wait for 10 ns;
A \leq (others = > '0');
B \le (others = > '1');
opcode <= "0011";
wait for 10 ns;
A \le (0 \mid 31 = 1')', others = 1');
B \le (31 = 0'), others = 11');
opcode <= "0011";
wait for 10 ns;
-- SLT
A \le (0 \mid 1 = > '1', others = > '0');
B \le (31 \mid 30 \implies '0', others \implies '1');
opcode <= "0100";
wait for 10 ns;
A \le (0 \mid 1 = 1')', others = 1'0');
```

```
B \le (0 \mid 1 = 1')', others = 1'0');
opcode <= "0100";
wait for 10 ns;
A \leq (others \Rightarrow '0');
B \le (others = > '1');
opcode <= "0100";
wait for 10 ns:
A \le (0 \mid 1 = > '0', others = > '1');
B \le (others = > '1');
opcode <= "0100";
wait for 10 ns;
-- NOR
A \le (31 \mid 30 = 1'), others = 1');
B \le (0 \mid 1 = 0'), others = 1');
opcode <= "0101";
wait for 10 ns;
A \le (0 \mid 2 \mid 4 \mid 6 \mid 8 \mid 10 \mid 12 \mid 14 \mid 16 \Rightarrow '1', \text{ others } \Rightarrow '0');
B \le (0 \mid 3 \mid 6 \mid 9 \mid 12 \mid 15 \Rightarrow '0', \text{ others } \Rightarrow '1');
opcode <= "0101";
wait for 10 ns;
-- XOR
A \le (31 \mid 30 = '1', others = '0');
B \le (0 \mid 1 = 0'), others = 1');
opcode <= "0110";
wait for 10 ns;
A \le (0 \mid 2 \mid 4 \mid 6 \mid 8 \mid 10 \mid 12 \mid 14 \mid 16 \Rightarrow '1', \text{ others } \Rightarrow '0');
B \le (0 \mid 3 \mid 6 \mid 9 \mid 12 \mid 15 = 0', \text{ others} = 1');
opcode <= "0110";
wait for 10 ns;
-- SLL
A \le (0 \mid 1 = '1', others = '0');
B \le (30 \mid 29 \mid 28 \implies '0', \text{ others} \implies '1');
opcode <= "0111";
wait for 10 ns;
A \le (1 = 0', others = 1');
B \le (1 \mid 2 \mid 3 \implies 0', \text{ others} \implies 1');
opcode <= "0111";
wait for 10 ns;
A \le (0 \mid 1 \mid 2 \mid 3 \mid 4 = '1', \text{ others} = '0');
B \le (others = > '1');
opcode <= "0111";
wait for 10 ns;
-- SRL
A \le (0 \mid 1 = '1', others = '0');
B \le (1 \mid 2 \mid 3 \implies 0'), others \implies 1');
opcode <= "1000";
```

```
wait for 10 ns;
         A \le (1 = 0'), others = 1');
         B \le (30 \mid 29 \mid 28 \implies '0', \text{ others} \implies '1');
         opcode <= "1000";
         wait for 10 ns;
         A \le (0 \mid 1 \mid 2 \mid 3 \mid 4 = '1', \text{ others} = '0');
         B \le (others = > '1');
         opcode <= "1000";
         wait for 10 ns;
         -- SRA
         A \le (0 \mid 1 = '1', others = '0');
         B \le (1 \mid 2 \mid 3 \implies '0', others \implies '1');
         opcode <= "1001";
         wait for 10 ns;
         A \le (1 = 0', others = 1');
         B \le (30 \mid 29 \mid 28 \implies '0', \text{ others} \implies '1');
         opcode <= "1001";
         wait for 10 ns;
         A \le (0 \mid 1 \mid 2 \mid 3 \mid 4 \implies '1', \text{ others} \implies '0');
         B \le (others = > '1');
         opcode <= "1001";
         wait for 10 ns;
         A \le (0 \mid 2 = '1', others = '0');
         B \le (30 \mid 29 \mid 28 = '1', others = '0');
         opcode <= "1001";
         wait for 10 ns;
         opcode <= "1111";
         wait for 10 ns;
         wait;
END PROCESS:
```

END ulaMIPS\_arch;