# ECE 271, PS/2 Keyboard Piano Design Project, Group 7

Caspian Hedlund, Matthew Hotchkiss, Dominic Hsiao, and Andrew Johnson December 4th, 2020

# Contents

Co	Contents									
1	1.1 1.2	ect Description Research	4 6 6							
2	High Level Description									
		Shift Register         2.1.1         D-Flip-Flop	10							
		Enabled D-Flip-Flop	11							
		Error Check	12 13							
		2.3.2 Comparator	13							
		2.3.3 Synchronizer	$\frac{14}{15}$							
		PS2_data_counter	16							
		2.5.1 Counter	17							
		2.5.2 CompL	18 18							
		Oscillator	19							
		2.6.1 Divider	20							
		2.6.3 Synchronizer	21							
		Turn Off	21 21							
		2.7.2 Comparator	23							
A	A SystemVerilog Files									
В	Simu	ulation Files (Do Scripts)	31							
$\mathbf{C}$	C Python Scripts									
Re	eferen	ces	35							

## 1 Project Description

For the Design Project, our group chose to implement a Personal System/2 (PS/2) keyboard piano on the DE10-Lite Field Programmable Gate Array (FPGA) that would play notes at a predesignated frequency on a speaker when a key was pressed on the keyboard. Before getting started on implementing the task, it was crucial that we got background information on how a PS/2 keyboard works. Much of the information was provided to us through the links in Canvas, such as Wikipedia[1] and burtonsys.com [2] which was important for gaining information on the pins used in PS/2. Moreover, understanding oscilloscope readings that were provided and how they interact with the FPGA were crucial to completing this project. On top of everything that was given to us, we needed to do research on our own; This led us to other websites such as digikey.com[3], which provided the hexadecimal number that corresponds to every key on the PS/2 keyboard. The design was created using a program called Quartus Prime Lite and simulated using a program called ModelSim.

#### 1.1 Research

#### 1. What is a PS/2 Keyboard Connection?

A PS/2 keyboard has two primary signals which are pertinent to the communication between it and its connections; the clock and data. A PS/2 clock is generated by the keyboard itself and is used primarily to send data from the keyboard to the host; the FPGA in this case. Data is sent in 11-bit packages from the device to the host, each bit being sent one at a time. To that end, 11 clock cycles represents the complete sending of one data signal from device to host. The PS/2 clock operates on a falling edge basis, meaning that data is written on the rising edge and should be read on the falling edge of the clock. Furthermore, data is passed in the order of least significant bit (LSB) to most significant bit (MSB). After the data has been sent during the 11 clock cycles, both data and clock default to high while the keyboard is idle, i.e. there is no new data All PS/2 port information was accessed via the PS/2 Mouse/Keyboard Protocol[2].

#### 2. What does the data signal represent?

The 11-bit data signal is indicative of which key has been pressed on the PS/2 keyboard, though only 8 of the 11 bits are used to signal the specific key at hand. Each key has a "make code", which is an 8-bit number that is unique to each key. The other 3 bits of data are the start, stop, and parity bits. The start bit is always 0, the stop bit is always 1, and the parity bit is often used for error signaling by the keyboard. Thus, the sequential organization of the 11 bits of data from LSB to MSB reads as follows: start, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7], parity, stop. The make codes for the implemented keys are described in Table 1 below.

Key	Make Code (hex)
a	1C
w	1D
s	1B
d	23
e	24
f	2B
r	2D
t	$2\mathrm{C}$

Table 1: Keyboard encoding scheme. The keyboard keys in the left column are represented by a make code in the right column. Each make code is composed of 8 bits, which are represented in hexadecimal in the table. The make code is transferred over the data signal from the PS/2 keyboard upon pressing one of the keys. The information in the table is referenced from DigiKey[3].

#### 3. What is a musical note?

Musical notes are merely sound waves recognizable to the human ear that operate at particular frequencies. To that end, a singular musical note can be identified by its frequency of oscillation. The musical notes used by the PS/2 keyboard piano and their frequencies are shown in Table 2 below.

Key	Note	Frequency (Hz)
a	A	220
w	B♭	233
s	В	247
d	С	262
e	Dþ	277
f	D	294
r	Eþ	311
t	E	330

Table 2: Each key in the leftmost column corresponds to a particular musical note in the center column. The frequency of the noise required for the musical note is in the rightmost column. The frequency is used as the frequency of the clock driving the speaker. The information in the table is referenced from Wikipedia[4].

### 1.2 Inputs and Outputs

Inputs: This design accepts key presses from a PS/2 keyboard and passes them to the FPGA. The specific keys implemented are the 'a', 's', 'd', 'f', 'w', 'e', 'r', and 't' keys.

Outputs: A speaker creates a sound when one of the implemented keys is pressed. Each key creates a different tone similar to a piano. The speaker is connected to the FPGA using the Arduino ports.

### 1.3 Hardware Implementation

After compiling our research, we had a general idea of what needed to be done in order to make a working PS/2 keyboard piano. The first step towards completion was identifying the inputs and outputs of the entire project. For inputs, we knew that we would be taking in data from the PS/2 keyboard. Then we knew that there would have to be a reset on the FPGA to effectively turn the whole thing on. Finally, we knew that we would need to take input from both the on-board 50 MHz clock on the FPGA, and the clock of the PS/2 keyboard. In terms of output, there would only be one as the only thing that needs to be output is the frequency to a speaker. All of these aspects of the project are shown in the block diagram in Figure 1. The FPGA used for this project is the MAX 10 10M50DAF484C7G.

The Hardware Implementation Diagram represents the pins and connections associated with the implementation of the project design. The grid-like ports on the left and right side of the FPGA symbol represent ports on the Arduino Uno R3 Expansion Header [5]. The Arduino ports allow for connections to be made with the keyboard data and clock signals, as well as providing ground and power connections to the PS/2 keyboard. The same can be said for the speaker; the Arduino ports are used to output the frequency and connect the speaker to ground. Furthermore, the clock symbol represents one of the 50 MHz clock signals local to the FPGA, and the C10 port associated with the reset\_n input is connected to an on-board switch on the FPGA. After compiling our design in Quartus, it reported that it used no memory, 96 registers, and 169 of the 49,760 logic elements (< 1%). The pins and hardware on the FPGA used for this design are specified in the DE10-Lite User Manual [5].




Figure 1: Hardware Implementation Diagram.

The physical hardware implementation of the piano was done mostly with parts that were on hand. Because of this, several of them were sub-optimal. A PS/2 port to pins adapter was made by cutting the male end off of a PS/2 extension cord, and analyzing it to find which wires corresponded to which pins. Using several resistors and a potentiometer, the voltage of the signals from the keyboard was reduced. Due to a lack of available resistors, 3.7-4 volts were only achieved rather than the maximum of 3.6 volts that the FPGA datasheet[6] recommends for a high signal, but the set-up was tested anyway and found to be functional. The output audio signal was connected to a  $\frac{1}{4}$  inch mono audio jack, which was then connected to a guitar amplifier. We found that while it was able to play the different tones, it was very quiet and played as a clicking noise rather than a constant tone. We believe that this is due to the poor signal quality that our system outputs. A video demonstration of the hardware implementation can be found here.

# 2 High Level Description

Inputs: Reads a PS/2 keyboard for key presses

Outputs: Produces the frequency of a unique tone depending on the key pressed

From here, we can piece together the entire design of the project. We know that the data from the keyboard needs to be sent into an 11-bit shift register so that it can be processed. Eight of the bits then get taken and put into the data input of an enabled D Flip-Flop. The D Flip-Flop is enabled by the error\_check block, which ensures that all 11 bits of data from the PS/2 keyboard have been stored in the shift register. The output of the enabled D Flip-Flop goes into a data decoder that takes the 8 bit number and turns it into a ratio that gets sent into a PS/2\_data\_counter. This block counts to that number, which corresponds to the specific note and its frequency. For the time period in which the counter is counting, an oscillator will make a comparison of values to create a frequency output that oscillates between high and low, thus producing a square wave of the correct frequency. Prior to outputting the frequency, the product of the output of the oscillator and the output of the turn\_off block is computed to ensure that the sound does not play for too long. The output of said product is the output of the system; the frequency of the note. All of these aspects are shown in Figure 2.




Figure 2: The top-level design of the entire project.

Figures 3 - 12 show the simulation results for the top-level design. In the simulations, when the keys are pressed, the audio signal is created by slowing down the frequency of the clock to an audible frequency that is associated with each key, and then outputting it to the "frequency" channel. The simulation shows the design correctly interpreting the keys pressed and outputting the assigned frequencies.




Figure 3: The simulation results for the top-level design. This simulates pressing the 'a' key which produces a 220Hz audio signal.




Figure 4: The simulation results for the top-level design. This simulates holding down the 'a' key, which produces a  $220 \mathrm{Hz}$  audio signal.




Figure 5: The simulation results for the top-level design. This simulates pressing the 'd' key, which produces a 262Hz audio signal.




Figure 6: The simulation results for the top-level design. This simulates pressing the 'e' key, which produces a  $277\mathrm{Hz}$  audio signal.




Figure 7: The simulation results for the top-level design. This simulates pressing the 'f' key, which produces a 294Hz audio signal.




Figure 8: The simulation results for the top-level design. This simulates pressing the 'r' key, which produces a  $311\mathrm{Hz}$  audio signal.




Figure 9: The simulation results for the top-level design. This simulates pressing the 's' key, which produces a 247Hz audio signal.




Figure 10: The simulation results for the top-level design. This simulates pressing the 't' key, which produces a  $330\mathrm{Hz}$  audio signal.




Figure 11: The simulation results for the top-level design. This simulates pressing the 'w' key, which produces a 233Hz audio signal.




Figure 12: The simulation results for the top-level design. This simulates typing the word "water", which produces a variety of signals.




Figure 13: The simulation results for the top-level design. This simulates pressing the 'g' key, which produces no signal. This was done to test our default signal.

### 2.1 Shift Register

Inputs: The total input is an 11 bit input from the PS/2 keyboard, 8 for the 2 hexadecimal digits, remaining 3 for begin, parity and stop.

Outputs: dataout[7:0] (8 bit number that represents the two hexidecimal numbers)

The shift register directly receives data from the PS/2 keyboard data line. This means that there needs to be 11 D Flip-Flops connected in series to store the data. With research on the PS/2 connection in mind, the data bits stored in the "middle" D Flip-Flops represent the make code and are bussed together and outputted. It is important to note that the start, stop, and parity bits were not utilized in the design. For inputs, there are the following: data coming from the keyboard, clear\_n which is an asynchronous reset to the system of D Flip-Flops, and the PS2\_clk that controls when the data is inputted into the D Flip-Flops. Per PS/2 protocol, data must be read on the falling edge of the PS/2 clock. To account for this in the design, the PS/2\_clk input is negated.




Figure 14: Expanded view of shift register design.




Figure 15: Simulation results from ModelSim after simulating an arbitrary set of bits going into the shift register, resetting it, and forcing in another arbitrary set of bits.

### 2.1.1 D-Flip-Flop

Inputs: Data, 50 MHz FPGA clock, and clear\_n

Outputs: Q (Data is passed to Q)

A singular D Flip Flop is able to store one bit of data, and will only pass said bit from D to Q upon the rising edge of the clock signal. When D Flip-Flops are connected together in series, as depicted in the shift register, the ability is given to take in data bit by bit, and then output them as a whole bus of bits. This module was provided internally by the Quartus Prime software, so no simulation was necessary.




Figure 16: Expanded view of a D Flip-Flop in top-level design.

### 2.2 Enabled D-Flip-Flop

Inputs: Data, 50 MHz FPGA clock, enable, and clear\_n

Outputs: Q (Data is passed to Q)

This block is very similar to that of a regular D Flip-Flop, except that this block has a built in enable so the data from the shift register is not passed to the data decoder unless the enable is true. The inputs that are being used in this block are data, which comes from the output from the shift register, the clock, which comes from the 50 MHz FPGA clock, and the enable input which comes from the error check. This module was provided internally by the Quartus Prime software, so no simulation was necessary.




Figure 17: Expanded view of an Enabled D Flip-Flop in top-level design.

### 2.3 Error Check

Inputs: clk (PS/2 clk), clk fast(50 Mhz FPGA clk), reset n (active low)

Outputs: error (A high or low value that tells the Enabled D Flip Flop if all 8 bits have been stored.

It was mentioned above that the D Flip-Flops in series output the bits that have been stored on each rising edge of the clock. However, it is essential that the data does not leave the shift register and pass to the decoder until all 11 of the bits have been read. This unit checks to make sure that there are 11 bits of new data before the data is sent through the enabled D Flip-Flop. Upon verifying that 11 bits have been registered, the error check will reset its internal counter and enable the D Flip-Flop with this reset signal.




Figure 18: Expanded view of the error check unit in the top-level design.




Figure 19: Simulation results from ModelSim after simulating possible errors.

#### 2.3.1 Counter

Inputs: Clk (PS/2\_clk), reset\_n

Outputs: a[3:0] (Up to a 4 bit number or 15)

The first block that is needed to complete this unit is a counter. In this case, the counter increments on every falling edge of the PS/2 clock, meaning that it is in sync with the shift register. Using this allows us to keep track of how many bits have been read in the shift register for each new set of data. On every falling edge of the clock cycle, the output is the number number of news bits that have been registered. This counter is parameterized by 4 bits, as that is all that is needed to store a value of 11. In terms of inputs, there is the PS/2\_clock and the product of the reset\_n input and the output of the synchronizer, which are the external and internal resets respectively.




Figure 20: Expanded view of the counter unit in the functional unit design.




Figure 21: Simulation results from ModelSim after simulating possible errors.

### 2.3.2 Comparator

Inputs: a[3:0] (Up to a 4 bit number or 15)

Outputs: It (A high or low value based upon a comparison)

As the name suggests, this block compares two numbers. In this case, this comparator is taking in input from the output of the counter. The comparator then does a less than comparison with the input of N-bits, and a predefined parameter M. In this case, M is equal to 11, because 11 signifies a full shift register. The output of the comparator is essentially a true or false of the less than comparison. If a is indeed less than M, the output would be a 1 or true, and anything else would output a 0 or false.




Figure 22: Expanded view of the error check unit in the functional unit design.




Figure 23: Simulation results from ModelSim after simulating possible comparisons.

### 2.3.3 Synchronizer

Inputs: clk (50 Mhz FPGA clock), d (data)

Outputs: q (data that is passed through)

The synchronizer serves a similar purpose to that of a D Flip-Flop. To be more specific, in this case it is being used to sync the data with the clock. The inputs are a clock signal from the FPGA, and d, which is the data output from the comparator that is being synchronized with the clock. On each falling edge of the clock, the data inputted from the comparator is then outputted to the overall output of the unit, and the "and" gate to signify a reset.




Figure 24: Expanded view of the synchronizer unit in the functional unit design.




Figure 25: Simulation results from ModelSim after simulating possible synchronizations.

#### 2.4 Data Decoder

Inputs: data\_transferred[7:0] (8 bit number from Enabled D Flip-Flop), clk\_50Mhz Outputs: out[17:0] (18 bit number that specifies number that needs to be counted to)

The purpose of this block is to generate the number that must be counted to in order to generate a frequency. The input of this block is the 8 bit number that is outputted from the enabled D Flip-Flop. To implement this, a case statement was used. On the left side of the case statement is the 8 bit number that was inputted from the enabled D Flip-Flop. As we know, each key is a different 8 bit number, thus the case statement checks which key has been pressed via the 8 bit number. The data decoder then sets the output to the frequency of the FPGA clock (50 Mhz) divided by the frequency of the note that has been coded to the key that has been pressed. The result is a ratio by which we must slow our FPGA clock. Please refer to the following table for the ratios as they relate to the keys, their make codes, and their frequencies.

Key	Make Code (hex)	Note	Frequency (Hz)	Ratio of 50MHz/Frequency
a	1C	A	220	227273
w	1D	Вþ	233	214592
S	1B	В	247	202429
d	23	С	262	190840
e	24	$\mathrm{D}\flat$	277	180505
f	2B	D	294	170068
r	2D	$\mathrm{E}\flat$	311	160722
t	2C	$\mathbf{E}$	330	151515

Table 3: The key column contains the letter of the key pressed on the keyboard. The make code column contains the bit sequence representing the key. The note column represents the musical note that is played upon pressing the key. The frequency column contains the frequency of the note. The information in the frequency column is referenced from Wikipedia[4]. The ratio column is the 50MHz divided by the frequency to determine the number of clock cycles to count before emitting an oscillation on the speaker.




Figure 26: Expanded view of the decoder unit in the top-level design.




Figure 27: Simulation results from ModelSim of the data decoder after decoding arbitrary values.

### 2.5 PS2 data counter

Inputs: clk 50 MHz, reset n, decode data[17:0] (data from output of data decoder)

Outputs: count[17:0] (18 bit number that has been incremented), reset\_count (not implemented in final project, used for testing purposes)

The purpose of the PS2\_data\_counter is to repeatedly count to the number outputted from the decoder. In order to achieve this, the inputs to this unit are the 50 MHz clock, reset\_n, and the 18 bit number from the decoder. In order to count, there is a counter that increments upon the rising edge of the clock. Then, a comparator compares the number from the decoder to the current count, and the synchronizer synchronizes the output data on the 50 MHz clock. When the value of the synchronized output is zero, the counter resets back to zero and begins counting again.




Figure 28: Expanded view of the PS/2 Data Counter unit in the top-level design.




Figure 29: Simulation results from ModelSim of the data counter after counting to arbitrary values.

### 2.5.1 Counter

Inputs: clk (PS/2\_clk), reset\_n

Outputs: q[17:0] (Up to a 18 bit number)

Please refer to previous instantiations of the counter for more thorough details. The input for this counter is the 50 MHz FPGA clock, and an active low reset which is based upon the product of the reset switch and the synchronizer. In this case, the counter has the ability to count to an 18 bit number, as specified by its N parameter.

#### 2.5.2 CompL

Inputs: val[17:0] (this is the output from the decoder), count[17:0] (value from output of counter)

Outputs: y (high or low value based upon comparison)

CompL is essentially a comparator, except in this block the comparison is between two inputted 18-bit data values, as opposed to an inputted value and a parameter value. Hence, the two inputs for this are the value from the decoder, and the current number from the counter. This block checks if the number from the counter is less than the value from the decoder. The output y is based upon whether the inequality statement is true.




Figure 30: Expanded view of the CompL unit in the functional unit design.




Figure 31: Simulation results from ModelSim of the CompL module after comparing arbitrary values.

#### 2.5.3 Synchronizer

Inputs: clk (50 Mhz FPGA clock), d (data)

Outputs: q (data is that is passed through)

Please refer to previous instantiations of the synchronizer for more thorough details. In this case, the inputs are the 50 MHz FPGA clock, and the high or low from the CompL block, then the output is synchronized high or low.

### 2.6 Oscillator

Inputs: clk\_50Mhz, decode\_data[17:0] (output data from decoder), count [17:0] (output from counter)

Outputs: high low output (oscillation)

The purpose of the oscillator is to manufacture a square wave oscillation. In order to do so, half of the count produced in the  $PS2\_data\_counter$  must equate to a high signal and the other half low. So as the counter progresses and resets continually, the signal oscillates between high and low. The inputs of this unit are the data from the decoder, the data from the PS/2 data counter, and the 50 MHz FPGA clock. The output is a high or low, which represents whether the square wave is in a high or low phase.




Figure 32: Expanded view of the oscillator unit in the top-level design.




Figure 33: Simulation results from ModelSim of the oscillator after counting to arbitrary values.

#### 2.6.1 Divider

Inputs: decode\_data[17:0] (output data from decoder)

Outputs: out[17:0] (18-bit input divided by 2)

The divider accepts two parameters N and val and divides an N-bit input, decode\_data, by val. In this case, N is 18 and val is 2 to divide the number from the decoder by 2. The input is the number outputted from the decoder, and the output is the number outputted from the decoder divided by 2.




Figure 34: Expanded view of the divider unit in the functional unit design.




Figure 35: Simulation results from ModelSim of the divider after dividing arbitrary values.

#### 2.6.2 CompL

Inputs: val[17:0] (this is the output from the decoder), count[18..0] (value from output of counter)

Outputs: y (high or low value based upon comparison)

Please refer to previous instantiations of CompL for more thorough details. In this case, the CompL is checking if the input from the counter is less than the value from the divider and outputs the truth of the inequality. For the first half of the count, CompL will evaluate true, and for the latter half of the count, CompL will evaluate false. This is how the oscillation is created.

#### 2.6.3 Synchronizer

Inputs: clk (50 Mhz FPGA clock), d (data)
Outputs: q (data is that is passed through)

Please refer to previous instantiations of the synchronizer for more thorough details. The output for this synchronizer is either a high or low value generated from the CompL block, which represents the wave of the note.

#### 2.7 Turn Off

Inputs: reset n (product of reset n switch and clk PS/2)

Outputs: less than (high or low value based on time note has been played for)

In the case that a key is pressed, a note will be played, however, said note must not be played without end. In order to prevent this, a unit needs to be implemented that turns off the note after a specified amount of time, which was set as the amount of time between when the keyboard would repeat a key press while holding it down. This would allow for the piano to play a short tone after a single key press, or a continuous tone while holding it. The inputs of this unit are the 50 MHz FPGA clock and the product of the reset switch and the PS/2 clock for reset\_n. The output of this unit is a high or low (true or false) based upon if the note has passed its specified run time.




Figure 36: Expanded view of the turn off unit in the top-level design.

### 2.7.1 Enabled counter

Inputs: clk (50 MHz FPGA clk), en (enable), reset\_n (product of reset\_n switch and output of block)

Outputs: Count[31:0] (number up to 32 bits)

The purpose of this block is to count the time that the note has been playing for. In order to do this, it is essentially a counter that increments on every clock cycle. However, the difference is that this block is enabled by its output, meaning when the comparison is false, the count will stop until the counter is reset. The reset\_n of this block is attached to the PS/2 clock, in addition to the reset\_n input of the whole system. New data is read if the PS/2 clock drives low, meaning the count should be reset so the note can play if the data is valid. The inputs to this block are




Figure 37: Simulation results from ModelSim of the turn\_off unit after counting to desired value.

the 50 MHz FPGA clock, the  $\mathrm{PS}/2$  clock, and the reset switch. Finally, the output is the number incremented on every clock cycle.




Figure 38: Expanded view of the enabled counter unit in the functional unit design.




Figure 39: Simulation results from ModelSim of the enable counter after counting to desired value with and without the enable.

#### 2.7.2 Comparator

Inputs: a[31:0] (number up to 32 bits)

Outputs: lt (A high or low value based upon a comparison)

Please refer to previous instantiations of the comparator for more thorough details. In this instance of the comparator M=1000000, as the block is testing if the number outputted by the enabled counter is less than 1000000. If the output is true, the note continues to play, if the output is false the note ceases to play and the counter is disabled. The number 10000000 was chosen because it is roughly .02 seconds at 50 MHz, which is the amount of time between when the keyboard will repeat a key press while holding a key.

# A SystemVerilog Files

```
Create Date:
Design Name:
Description:
                                20 November 2020 PS/2 Keyboard Piano Checks if inputted value is less than internal value M constant of the c
                                             20 November 2020
      12
      2
                                             20\, November 2020\, PS/2 Keyboard Piano Checks if inputted value is less than other inputted ,
          Create Date:
Design Name:
           Description:
      // Description: CHECKS 1. GPT value value value (input logic [N-1:0] val, input logic [N-1:0] count, output logic y);
10
                                y = (count < val); //assign y to the value of count is less than val i.e. compare the
14
      :: 20 November 2020

:: PS/2 Keyboard Piano

:: Counts the number of clock cycles until being reset
           Description:
       always\_ \begin{array}{l} ff@\,(posedge\ clk\,,\ negedge\ reset)\\ if\,\,(reset\ =\ 0)\ q<=\ 0;\ //\,if\ the\ active\ reset\,,\ reset\_n\,,\ is\ low\,,\ reset\ the\ count\\ to\ 0\\ else\ q<=\ q+1;\ //\,otherwise\,,\ increment\ by\ 1 \end{array} 
      endmodule
          8
9
                  14
15
16
                                                                                                               was pressed, thus the ratio is 0
      endmodule
          Company: Oregon State University
Engineer Group: Group 7
 3
4
5
6
      (input logic [N-1:0] in, output logic [N-1:0] out);
12
      always_comb
                   out = in/val; //assign the output to the input divided by val
13
      endmodule
          Company: Oregon State University
Engineer Group: Group 7
      11
                   12
13
                                                        if (en == 1) //if the enable is 1, count. Otherwise, remain in an idle state
                                                                        count <= count+1;
      endmodule
```

```
1
2
3
4
5
6
            sync(input logic c.m., logic n1; always_ff@(posedge clk) begin //on the rising edge of clock, pass the value of d to q n1 <= d; q <= n1;
10
11
12
            endmodule
16
                    Copyright (C) 2018 Intel Corporation. All rights reserved. Your use of Intel Corporation's design tools, logic functions and other software and tools, and its AMPP partner logic functions, and any output files from any of the foregoing (including device programming or simulation files), and any associated documentation or information are expressly subject to the terms and conditions of the Intel Program License Subscription Agreement, the Intel Quartus Prime License Agreement, the Intel FPGA IP License Agreement, or other applicable license agreement, including, without limitation, that your use is for the sole purpose of programming logic devices manufactured by Intel and sold by Intel or its authorized distributors. Please refer to the applicable agreement for further details.
  3
4
5
6
7
14
            // PROGRAM
// VERSION
// CREATED
                                                                                      15
16
           module error_check(
    clk,
    reset_n,
    clk_fast,
    error
22
23
24
            );
25
            input wire input wire input wire
                                                              clk;
reset_n;
clk_fast;
30
            output
31
                                   clk_n;
SYNTHESIZED_WIRE_0;
[3:0] SYNTHESIZED_WIRE_1;
SYNTHESIZED_WIRE_2;
SYNTHESIZED_WIRE_3;
SYNTHESIZED_WIRE_4;
            wire
wire
wire
wire
32
33
34
35
36
            wire
38
39
            assign error = SYNTHESIZED_WIRE_4;
            \begin{array}{lll} counter & b2v\_inst(\\ & .clk(clk\ n)\,,\\ & .reset(S\overline{Y}NTHESIZED\_WIRE\_0)\,,\\ & .q(SYNTHESIZED\_WIRE\_1))\,;\\ & defparam & b2v\_inst.N\,=\,4\,; \end{array} 
46
47
          \begin{array}{c} comparator & b2v\_inst2\left(\\ & .a\left(SYNTHESIZ\bar{E}D\_WIRE\_1\right),\\ & .lt\left(SYNTHESIZ\bar{E}D\_WIR\bar{E}_3\right)\right);\\ & defparam\\ & defparam\\ & defparam & b2v\_inst2.N = 4; \end{array}
53
54
55
56
57
58
59
60
                                    b2v_inst3(
.c1k(SYNTHESIZED_WIRE_2),
.d(SYNTHESIZED_WIRE_3),
.q(SYNTHESIZED_WIRE_4));
           sync
61
62
            {\tt assign} \quad {\tt SYNTHESIZED\_WIRE\_0 = reset\_n \ \& \ SYNTHESIZED\_WIRE\_4;}
            assign clk_n = clk;
            assign SYNTHESIZED_WIRE_2 = ~clk_fast;
68
69
            endmodule
           // Copyright (C) 2018 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions
// and other software and tools, and its AMPP partner logic
// functions, and any output files from any of the foregoing
// (including device programming or simulation files), and any
// associated documentation or information are expressly subject
// to the terms and conditions of the Intel Program License
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel PPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors. Please
// refer to the applicable agreement for further details.
  6
12
13
            // PROGRAM
// VERSION
// CREATED
                                                                                       module FinalProject (
                                    clk_50MHz,
clk_PS2,
Data,
reset_n,
frequency
20
            );
```

```
input wire
input wire
input wire
input wire
output wire
                                                                 clk_50MHz;
clk_PS2;
Data;
reset_n;
frequency;
  \frac{28}{29}
  30
31
32
33
34
35
36
37
38
39
40
41
42
                                        [17:0] count;
data_exists;
[7:0] data_transfered;
[7:0] dataout;
[17:0] decode_data;
                wire
               wire
wire
wire
wire
wire
wire
                                        error;
SYNTHESIZED_WIRE_0;
SYNTHESIZED_WIRE_1;
SYNTHESIZED_WIRE_2;
  43
  \frac{44}{45}
  46
47
48
49
50
               shiftregister b2v_inst(
.Data(Data),
                                        . clear_n (reset_n),
. clk (clk_PS2),
  51
  52
  53
                                         .dataout(dataout));
                                         b2v_inst1(
.clock_50MHz(clk_50MHz),
.reset_n(SYNTHESIZED_WIRE_0),
.less_than(data_exists));
              turn_off
  59
  60
  62
63
64
65
66
              assign frequency = SYNTHESIZED_WIRE_1 & data_exists;
              assign error = ~SYNTHESIZED_WIRE_2;
  67
68
              PS2_data_counter b2v_inst2(
.clk_50MHz(clk_50MHz),
.reset_n(reset_n),
.decode_data(decode_data),
  69
70
71
72
73
74
75
                                         .count(count));
               \begin{array}{lll} oscillator & b2v\_inst25\left(\\ &.clk\_50MHz\left(clk\_50MHz\right)\right,\\ &.count\left(count\right)\right,\\ &.decode\_data\left(decode\_data\right),\\ &.high\_low\left(SYNTHESIZED\_WIRE\_1\right)\right); \end{array} 
              assign SYNTHESIZED_WIRE_0 = clk_PS2 & reset_n;
              \begin{array}{c} {\rm datadecoder} & {\rm b2v\_inst6} \, (\\ {\rm .clk} \, ({\rm clk\_50MHz}) \, , \\ {\rm .data} \, ({\rm data\_transfered}) \, , \\ {\rm .out} \, ({\rm decode\_data}) \, ); \end{array}
  85
  89
  90
               always@(posedge clk_50MHz)
  91
              begin
if (error)
  92
93
94
95
96
                                        begin
data_transfered[7:0] <= dataout[7:0];
              end
  97
  98
  99
              \begin{array}{c} error\_check & b2v\_inst9 \,(\\ & .clk\_fast \,(clk\_50MHz) \,,\\ & .clk \,(clk\_PS2) \,,\\ & .reset\_n \,(reset\_n) \,,\\ & .error \,(SYNTHESIZED\_WIRE\_2) \,) \,; \end{array}
104
105
106
107
              endmodule
              // Copyright (C) 2018 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions
// and other software and tools, and its AMPP partner logic
// functions, and any output files from any of the foregoing
// (including device programming or simulation files), and any
// associated documentation or information are expressly subject
// to the terms and conditions of the Intel Program License
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors. Please
// refer to the applicable agreement for further details.
    \frac{3}{4}
  5
6
7
8
9
  \frac{11}{12}
  13
  14
              // PROGRAM
// VERSION
// CREATED
                                                                                            18
19
               module oscillator (
                                        clk_50MHz,
count,
decode_data,
high_low
  20
  21
  22
23
24
25
              );
  26
                                                                 clk_50MHz;
[17:0] count;
[17:0] decode_data;
              input wire
input wire
input wire
output wire
  27
  28
              wire
wire
                                        count_less_than_half;
[17:0] SYNTHESIZED_WIRE_0;
```

```
34
35
36
                                     b2v_inst13(
.clk(clk_50MHz),
.d(count_less_than_half),
.q(high_low));
             \mathrm{s}\,\mathrm{y}\,\mathrm{n}\,\mathrm{c}
 42
 43
44
45
46
47
48
49
                                     \begin{array}{l} b2v\_inst5\left(\\ .count\left(count\right),\\ .val\left(SYNTHESIZED\_WIRE\_0\right),\\ .y\left(count\_less\_than\_half\right)\right);\\ defparam & b2v\_inst5.N = 18; \end{array}
            compL
 50
 \frac{51}{52}
            58
            endmodule
 59
            // Copyright (C) 2018 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other software and tools, and its AMPP partner logic functions, and any output files from any of the foregoing (including device programming or simulation files), and any associated documentation or information are expressly subject to the terms and conditions of the Intel Program License
// Subscription Agreement, the Intel Quartus Prime License Agreement, the Intel FPGA IP License Agreement, or other applicable license agreement, including, without limitation, that your use is for the sole purpose of programming logic devices manufactured by Intel and sold by Intel or its authorized distributors. Please
  1
2
3
4
5
6
 8
9
10
11
12
 13
 14
15
16
17
18
19
                                                                                         "Quartus Prime" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" "Wed Dec 02 12:12:22 2020"
             // PROGRAM
// VERSION
// CREATED
            module PS2_data_counter(
clk_50MHz,
reset_n,
decode_data,
reset_count,
count
 20
 21
 22
23
24
25
26
            );
27
28
29
                                                              clk_50MHz;
reset_n;
[17:0] decode_data;
reset_count;
[17:0] count;
            input wire
input wire
input wire
output wire
output wire
 30
 31
32
33
34
35
                                   [17:0] count_ALTERA_SYNTHESIZED;
count_less than;
counter_reset n;
reset_count_ALTERA_SYNTHESIZED;
              wire
 36
              wire
 37
 38 \\ 39 \\ 40 \\ 41 \\ 42
            43
 44
 45
46
47
48
49
50
                                     b2v_inst4(
.clk(clk_50MHz),
.d(count_less_than),
.q(reset_count_ALTERA_SYNTHESIZED));
            sync
 51
 52
 53
54
55
56
57
58
59
            assign
                                      counter_reset_n = reset_n & reset_count_ALTERA_SYNTHESIZED;
                                     b2v_inst7(
.count(count_ALTERA_SYNTHESIZED),
.val(decode_data),
.y(count_less_than));
defparam b2v_inst7.N = 18;
            compL
 60
61
62
63
64
65
                                      reset_count = reset_count_ALTERA_SYNTHESIZED;
count = count_ALTERA_SYNTHESIZED;
            assign
assign
           endmodule
```

```
Copyright (C) 2018 Intel Corporation. All rights reserved. Your use of Intel Corporation's design tools, logic functions and other software and tools, and its AMPP partner logic functions, and any output files from any of the foregoing (including device programming or simulation files), and any associated documentation or information are expressly subject to the terms and conditions of the Intel Program License Subscription Agreement, the Intel Quartus Prime License Agreement, the Intel FPGA IP License Agreement, or other applicable license agreement, including, without limitation, that your use is for the sole purpose of programming logic devices manufactured by Intel and sold by Intel or its authorized distributors. Please refer to the applicable agreement for further details.
   1
2
3
4
5
6
7
 10
 11
12
          // PROGRAM
// VERSION
// CREATED
                                                            "Quartus Prime"
"Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"
"Wed Dec 02 12:13:01 2020"
 \frac{15}{16}
 17
 18
19
          module shiftregister (
                          Data,
clk,
clear_n,
start,
 20
 21
22
23
24
                          stop,
parity,
dataout
 25
 26
 27
         );
 28
29
30
31
         input wire input wire input wire
                                           Data;
clk;
clear_n;
start;
 32
          output wire
output wire
output wire
output wire
 33
                                            start;
stop;
parity;
[7:0] dataout;
 34
 35
 36
37
38
39
40
                          [7:0] dataout ALTERA SYNTHESIZED; parity_ALTERA_SYNTHESIZED; start_ALTERA_SYNTHESIZED; stop_ALTERA_SYNTHESIZED; SYNTHESIZED_WIRE_12;
          reg
reg
 41
 42
 43
44
45
46
47
 48
          always@(posedge SYNTHESIZED WIRE 12 or negedge clear n)
         begin
if (!clear_n)
begin
 49
 50
51
52
53
54
55
56
57
                           dataout_ALTERA_SYNTHESIZED[6] <= 0;
          else
                           dataout_ALTERA_SYNTHESIZED[6] <= dataout_ALTERA_SYNTHESIZED[7];
 58
59
60
61
62
         end
          always@(posedge SYNTHESIZED_WIRE_12 or negedge clear_n)
         begin
if (!clear_n)
begin
 63
 64
                          dataout_ALTERA_SYNTHESIZED[5] <= 0;
 65
 66
67
68
69
70
71
72
          else
                          begin
dataout_ALTERA_SYNTHESIZED[5] <= dataout_ALTERA_SYNTHESIZED[6];</pre>
         end
 73
74
75
76
77
78
79
          always@(posedge SYNTHESIZED_WIRE_12 or negedge clear_n)
          begin
if (!clear_n)
begin
                          \begin{array}{l} \text{stop\_ALTERA\_SYNTHESIZED} <= \ 0 \,; \end{array}
 80
          else
 81
82
83
84
85
86
87
88
89
90
91
92
                          stop_ALTERA_SYNTHESIZED <= Data;
end
         end
          always@(posedge SYNTHESIZED WIRE 12 or negedge clear n)
          begin
if (!clear_n)
                           dataout_ALTERA_SYNTHESIZED[4] <= 0;
          else
 93
 \frac{94}{95}
                          dataout_ALTERA_SYNTHESIZED[4] <= dataout_ALTERA_SYNTHESIZED[5];
 96
 97
          end
         assign SYNTHESIZED_WIRE_12 = ^{\circ}clk;
101
102
103
          always@(posedge SYNTHESIZED_WIRE_12 or negedge clear_n)
         begin
if (!clear_n)
104
104
105
106
107
108
                          begin
dataout_ALTERA_SYNTHESIZED[3] <= 0;
          else
109
                          begin
dataout_ALTERA_SYNTHESIZED[3] <= dataout_ALTERA_SYNTHESIZED[4];</pre>
110
111
111
112
113
114
115
          always@(posedge SYNTHESIZED_WIRE_12 or negedge clear_n)
```

```
begin
if (!clear_n)
begin
117
118
119
120
121
122
123
124
125
                     {\tt dataout\_ALTERA\_SYNTHESIZED\,[\,2\,]} \ <= \ 0\,;
                     begin dataout_ALTERA_SYNTHESIZED[2] <= dataout_ALTERA_SYNTHESIZED[3];
126
       end
127
128
129
130
131
132
       always@(posedge SYNTHESIZED_WIRE_12 or negedge clear_n)
begin
if (!clear_n)
begin
                     dataout_ALTERA_SYNTHESIZED[1] <= 0;
133
134
135
136
137
138
139
140
141
        else
                     begin
dataout_ALTERA_SYNTHESIZED[1] <= dataout_ALTERA_SYNTHESIZED[2];
end</pre>
       end
       always@(posedge SYNTHESIZED_WIRE_12 or negedge clear_n)
begin
if (!clear_n)
begin
\frac{142}{143}
                     dataout_ALTERA_SYNTHESIZED[0] <= 0;
        else
\frac{148}{149}
                     begin dataout_ALTERA_SYNTHESIZED[0] <= dataout_ALTERA_SYNTHESIZED[1];
150
151
152
153
154
155
156
       end
        always@(posedge SYNTHESIZED_WIRE_12 or negedge clear_n)
       begin
if (!clear_n)
begin
157
\begin{array}{c} 158 \\ 159 \\ 160 \\ 161 \\ 162 \\ 163 \\ 164 \\ 165 \\ 166 \\ 167 \\ 168 \\ 169 \\ 170 \\ 171 \\ 172 \\ 173 \\ \end{array}
                     start_ALTERA_SYNTHESIZED <= 0;
end
                     start_ALTERA_SYNTHESIZED <= dataout_ALTERA_SYNTHESIZED[0];
       end
       always@(posedge SYNTHESIZED_WIRE_12 or negedge clear_n)
begin
if (!clear_n)
begin
                     dataout_ALTERA_SYNTHESIZED[7] <= 0;
174
175
176
177
178
179
        else
                     begin
dataout_ALTERA_SYNTHESIZED[7] <= parity_ALTERA_SYNTHESIZED;</pre>
180
        always@(posedge SYNTHESIZED_WIRE_12 or negedge clear_n)
181
182
183
184
185
186
187
       begin
if (!clear_n)
begin
                     begin
parity_ALTERA_SYNTHESIZED <= 0;</pre>
       else
                     begin
parity_ALTERA_SYNTHESIZED <= stop_ALTERA_SYNTHESIZED;
end</pre>
188
189
190
191
192
193
194
       end
                    start = start ALTERA_SYNTHESIZED;
stop = stop_ALTERA_SYNTHESIZED;
parity = parity_ALTERA_SYNTHESIZED;
dataout = dataout_ALTERA_SYNTHESIZED;
        assign
assign
195
196
       endmodule
```

```
// Copyright (C) 2018 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other software and tools, and its AMPP partner logic functions, and any output files from any of the foregoing (including device programming or simulation files), and any associated documentation or information are expressly subject to the terms and conditions of the Intel Program License
// Subscription Agreement, the Intel Quartus Prime License Agreement, the Intel FPGA IP License Agreement, or other applicable license agreement, including, without limitation, that your use is for the sole purpose of programming logic devices manufactured by Intel and sold by Intel or its authorized distributors. Please refer to the applicable agreement for further details.
1
2
3
4
5
6
7
8
9
11
12
13
14
15
16
17
                 // PROGRAM
// VERSION
// CREATED
                                                                                                                               18
19
                 module turn_off(
clock_50MHz,
reset_n,
less_than
20
21
22
23
24
25
                 );
                                                                                       clock_50MHz;
reset_n;
less_than;
                 input wire
input wire
output wire
\frac{26}{27}
28
29
30
31
                                                   SYNTHESIZED_WIRE_0;
[31:0] SYNTHESIZED_WIRE_1;
32
                 {\tt assign} \quad {\tt less\_than} \; = \; {\tt SYNTHESIZED\_WIRE\_0};
33
34
35
36
37
38
39
40
                \begin{array}{l} enabled\_counter \ b2v \ inst(\\ .clk (clock\_50MHz) \,,\\ .en (SYNTHESIZED\_WIRE\_0) \,,\\ .reset\_n \, (reset\_n) \,,\\ .count (SYNTHESIZED\_WIRE\_1)) \,;\\ defparam \ b2v\_inst. \, N=32; \end{array}
41
42
43
44
45
46
47
                \begin{array}{lll} comparator & b2v\_inst3 \left( \\ & .a \left( SYNTHESIZ\bar{E}D \right. WIRE \ 1 \right) \, ; \\ & .1t \left( SYNTHESIZ\bar{E}D \right. WIRE \left. \frac{1}{2} \right) \right) \, ; \\ & defparam & b2v\_inst3 \, .M = \ 1000000 \, ; \\ & defparam & b2v\_inst3 \, .N = \ 32 \, ; \\ \end{array}
48
49
                endmodule
```

# B Simulation Files (Do Scripts)

```
1
3
4
5
6
7
8
      aHoldKeyTester.do
    add wave *
    force reset_n 0 @ 0, 1 @ 400 force clk_50MHz 1 @ 0, 0 @ 1 -r 2
   run 20000000
    force reset n 0 @ 0, 1 @ 400 force clk_50MHz 1 @ 0, 0 @ 1 -r 2
    run 5000000
      comparatorTester.do
\frac{3}{4}
    add wave *
    force N 4 @ 0 force M 11 @ 0 force a 1 @ 0, 12 @ 10 run 20
    add wave * force val 10 @ 0 force count 0 @ 0, 11 @ 10
    # dataDecoderTester.do
    add wave *
force clk 0 @ 0, 1 @ 1 -r 2
force data 0 @ 0, 00011101 @ 10, 00011101 @ 20, 00011011 @ 30, 00100011 @ 40, 00100100 @ 50, 00101011 @
60, 00101101 @ 70, 00101100 @ 80, 11111111 @ 90
run 100
                        ......
    5
6
    and wave * force reset n 0 @ 0, 1 @ 400 force clk_50MHz 1 @ 0, 0 @ 1 -r 2
    force clk_PS2 1 @ 000, 0 @ 307400, 1 @ 328300, 0 @ 349000, 1 @ 369800, 0 @ 390900, 1 @ 411600, 0 @ 432800, 1 @ 453400, 0 @ 474600, 1 @ 495300, 0 @ 516400, 1 @ 537200, 0 @ 558300, 1 @ 579000, 0 @ 600100, 1 @ 620900, 0 @ 642000, 1 @ 662700, 0 @ 683100, 1 @ 703800, 0 @ 724900, 1 @ 745600 force Data 1 @ 000, 0 @ 297600, 1 @ 339500, 0 @ 423200, 1 @ 548800, 0 @ 599600, 1 @ 715400
    run 5000000
12
    force reset n 0 @ 0, 1 @ 400 force clk_50MHz 1 @ 0, 0 @ 1 -r 2
```

```
run 5000000
 1
2
       # enableCounterTester.do
 3
4
5
6
7
      \begin{array}{c} 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \end{array}
      1
2
3
4
5
6
7
      force clk_PS2 1 @ 000, 0 @ 307400, 1 @ 328500, 0 @ 349000, 1 @ 370000, 0 @ 390900, 1 @ 411600, 0 @ 432800, 1 @ 453500, 0 @ 474600, 1 @ 495300, 0 @ 516500, 1 @ 537100, 0 @ 561400, 1 @ 582400, 0 @ 600200, 1 @ 620800, 0 @ 642000, 1 @ 662700, 0 @ 683600, 1 @ 704300, 0 @ 725500, 1 @ 746100 force Data 1 @ 000, 0 @ 297600, 1 @ 339500, 0 @ 423200, 1 @ 465100, 0 @ 506900, 1 @ 548800, 0 @ 590600, 1 @ 674100
 9
       run 5000000
11
       # oscilatorTester.do
       add wave * force clk 50MHz 0 @ 0, 1 @ 1 -r 2 force decode data 1101110111111001001 @ 0 force count 0 @ 0, 1101110111111001011 @ 454546, 0 @ 681819 run 1000000
 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8
      add wave *
force clk_50MHz 0 @ 0, 1 @ 1 -r 2
force reset_n 0 @ 0, 1 @ 1, 0 @ 500000, 1 @ 500002
force decode_data 1101110111111001001 @ 0, 110111011111001001 @ 500000
      add wave *
force reset_n 0 @ 0, 1 @ 10000
force Data 1 @ 0, 0 @ 12000, 1 @ 42000, 0 @ 72000, 1 @ 107000
force PS2 1 @ 0, 0 @ 15000, 1 @ 20000, 0 @ 25000, 1 @ 30000, 0 @ 35000, 1 @ 40000, 0 @ 45000, 1 @ 50000, 0 @ 55000, 1 @ 60000, 0 @ 65000, 1 @ 70000, 0 @ 75000, 1 @ 80000, 0 @ 85000, 1 @ 90000, 0 @ 65000, 1 @ 100000, 0 @ 105000, 1 @ 100000, 0 @ 105000, 1 @ 100000, 0 @ 105000, 1 @ 100000, 0 @ 105000, 1 @ 100000, 0 @ 105000, 1 @ 100000, 0 @ 105000, 1 @ 100000, 0 @ 105000, 1 @ 100000, 0 @ 105000, 1 @ 1000000
       # rKeyTester.do
      force clk PS2 1 @ 0ps, 0 @ 3075ps, 1 @ 3282ps, 0 @ 3491ps, 1 @ 3698ps, 0 @ 3910ps, 1 @ 4117ps, 0 @ 4328ps, 1 @ 4535ps, 0 @ 4747ps, 1 @ 4953ps, 0 @ 5165ps, 1 @ 5372ps, 0 @ 5584ps, 1 @ 5790ps, 0 @ 6002ps, 1 @ 6209ps, 0 @ 6421ps, 1 @ 6627ps, 0 @ 6924ps, 1 @ 7043ps, 0 @ 7255ps, 1 @ 7462ps
force Data 1 @ 0ps, 0 @ 2977ps, 1 @ 3396ps, 0 @ 3814ps, 1 @ 4233ps, 0 @ 5069ps, 1 @ 5488ps, 0 @ 5906ps,
       force Data 1 @
1 @ 6741ps
 9
       run 5000000
 1
       # shiftRegisterTester.do
 \begin{array}{c} 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \end{array}
      run 5000000
```

```
2
3
4
5
6
7
                   add wave *
force clk 0 @ 0, 1 @ 5 -r 10
force d 0 @ 0, 1 @ 53
run 100
 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7
                   # turnOffTester.do
                   add wave *
force reset_n 0 @ 0, 1 @ 1
force clock_50MHz 0 @ 0, 1 @ 1 -r 2
run 3000000
 2
                             waterKevTester.do
3
4
5
6
         dad wave a force reset n 0 @ 0, 1 @ 400 force ck_50MHz 1 @ 0, 0 @ 1 - r 2 force ck_50MHz 1 @ 0, 0 @ 1 - r 2 force ck_50MHz 1 @ 0, 0 @ 1 - r 2 force ck_50MHz 1 @ 0, 0 @ 513000, 1 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 512100, 1 @ 512200, 0 @ 513000, 1 @ 513000, 1 @ 513000, 1 @ 513000, 1 @ 513000, 1 @ 513000, 1 @ 513000, 1 @ 513000, 1 @ 513000, 1 @ 513000, 1 @ 513000, 1 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 1 @ 513000, 1 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 0 @ 513000, 1 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000, 0 @ 513000
                   force reset n 0 @ 0, 1 @ 400 force clk_50MHz 1 @ 0, 0 @ 1 -r 2
                   run 20000000
                             wKeyTester.do
                                                             _{4}^{3}
                   add wave *
                   and wave * force reset_n 0 @ 0, 1 @ 400 force clk_50MHz 1 @ 0, 0 @ 1 -r 2
                 force clk_PS2 1 @ 000, 0 @ 307400, 1 @ 328200, 0 @ 349000, 1 @ 369700, 0 @ 390900, 1 @ 411500, 0 @ 432700, 1 @ 453400, 0 @ 474500, 1 @ 495200, 0 @ 516300, 1 @ 537000, 0 @ 558200, 1 @ 578800, 0 @ 600000, 1 @ 620700, 0 @ 641800, 1 @ 662500, 0 @ 683400, 1 @ 704100, 0 @ 725200, 1 @ 745900 force Data 1 @ 000, 0 @ 297700, 1 @ 339600, 0 @ 381400, 1 @ 423200, 0 @ 548700, 1 @ 674000
                    run 5000000
```

# C Python Scripts

```
import bpy
import os
             This function takes a list of floats from an oscilloscope representing voltage and generates a force statement replicating the voltages.
             replicating the voltages.

Params:

list - float array holding voltages
name - string holding name of variable to force
vl - the minimum voltage allowed
vh - the maximum voltage allowed
         def gen_force(list, name, vl, vh):
                  \begin{array}{lll} & \text{force} & \text{"force"}, \text{ name, v1, vh):} \\ & \text{force "} + \text{name} + \text{""} \\ & \text{prev} = -20 & \# \text{ Previous HIGH/LOW voltage} \\ & i = 0 \end{array}
15
                 i = 0
i = 0
for curr in list:
   if curr - prev >= vh - vl:  # Changes to LOW signal
      force = force + "1 @ " + "{0}".format(i) + "ps, "
      prev = vh
   elif curr - prev <= vl - vh:  # Changes to HIGH signal
      force = force + "0 @ " + "{0}".format(i) + "ps, "
      prev = vl
   i = i + 1
force = force[:-2] # Remove last ', ' using slicing
return force</pre>
        # This function converts a given CSV file into a string representing # the contents of a DO file ready for simulation in ModelSim
        # Params:
# name - the filename of the CSV file to be read
        #
def csv_to_do(name):
    # Place all values into these lists
    time = [|
    ch1 = []
    ch2 = []
39
                 # Find the filepath for the file to open
target_file = os.path.join(directory, 'PS2Keyboard')
target_file = os.path.join(target_file, name)
43
44
                 # Open the file for reading and store each line separately
f = open(target_file , "r")
Lines = f.readlines()
46
47
48
                 # Parse each line in CSV and store floats in proper lists for line in Lines[14:-1]: # Ignore first 14 and last 1 lines l = line.strip().split(',') t = float(|[0].split("e")[0]) * (10 ** float(|[0].split("e")[1])) time.append(t) ch1.append(float(|[1])) ch2.append(float(|[1]))
53
                 f.close() # We are done reading
                 # Generate the force statements with LOW=0.6 and HIGH=3.3 force_ch1 = gen_force(ch1, name + "_ch1", 0.6, 3.3) force_ch2 = gen_force(ch2, name + "_ch2", 0.6, 3.3)
60
                  return force_ch1 + "\n" + force_ch2 # Return file contents
                                                              -Function Calls-
             List holding filenames of all CSV files les = ["a", "a_hold", "d", "e", "f", "g", "r", "s", "t", "w", "water"]
         # Get filepath to this Blender file and find the file to write to blend_file_path = bpy.data.filepath directory = os.path.dirname(blend_file_path)
        # Find the file we will be writing the do file to target_file = os.path.join(directory, 'PS2Keyboard') target_file = os.path.join(target_file, 'force.do')
        k = open(target_file, "w") # Open the combined DO file
        for file in files: # Create DO file for each CSV file
  # Find the file we will be writing the do file to
  target file = os.path.join(directory, 'PS2Keyboard')
  target_file = os.path.join(target_file, file + '.do')
83
                  data = csv_to_do(file + ".csv") # Get file data
                 93 k.close() # Close combined file, we are done
```

# References

- [1] Wikipedia, "Ps/2 port." en.wikipedia.org/wiki/PS/2\_port, October 2020. Accessed: 2 December 2020.
- [2] A. Chapweske, "Ps/2 mouse/keyboard protocol." www.burtonsys.com/ps2\_chapweske.htm, 1999.
- [3] S. Larson, "Ps/2 keyboard interface." www.digikey.com/eewiki/pages/viewpage.action? pageId=28278929, April 2020. Accessed: 20 November 2020.
- [4] Wikipedia, "Piano key frequencies." en.wikipedia.org/wiki/Piano\_key\_frequencies, October 2020. Accessed: 20 November 2020.
- [5] Terasic, "De10-lite user manual." www.terasic.com.tw/cgi-bin/page/archive\_download. pl?Language=English&No=1021&FID=a13a2782811152b477e60203d34b1baa, June 2020.
- [6] Intel, "Intel max 10 fpga device datasheet." www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/m10\_datasheet.pdf, June 2020. Accessed: 2 December 2020.