Sim RegAdd.vhd 11/23/2020

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
library work;
use work.costanti.all;
use work.myfunc.all;
entity Sim RegAdd is
generic (nb:integer:=nbitin);
end Sim_RegAdd;
architecture Behavioral of Sim RegAdd is
component RegAdder is
    --generic (nb:integer);
    Port ( A : in STD LOGIC VECTOR (nb-1 downto 0);
           B: in STD LOGIC VECTOR (nb-1 downto 0);
           clk: in \overline{STD} LOGIC;
           RSum : out STD LOGIC VECTOR (nb downto 0));
end component;
signal IA, IB: STD_LOGIC_VECTOR (nb-1 downto 0);
signal Iclk: STD_LOGIC:='0';
signal ORSum: STD_LOGIC_VECTOR (nb downto 0);
  CUT: RegAdder port map (IA, IB, Iclk, ORSum);
  process
  begin
   wait for 5ns;
    Iclk<=not Iclk;</pre>
  end process;
  process
  begin
    wait for 110ns; -- attesa per il global reset
    IA<= (others=>'1');
    IB<=(others=>'1');
    wait for 10 ns;
    IB<=(others=>'0');
    wait for 10 ns;
  end process;
end Behavioral;
```