Registro.vhd 11/23/2020

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Registro is
    generic (nb: integer);
    Port ( D : in STD LOGIC VECTOR (nb-1 downto 0);
          clk: in \overline{STD} LOGIC;
           Q : out STD_LOGIC_VECTOR (nb-1 downto 0));
end Registro;
architecture Behavioral of Registro is
begin
 process(clk)
 begin
    if rising edge(clk) then
      Q<=D;
    end if;
  end process;
end Behavioral;
```