RegAdder.vhd 11/23/2020

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
library work;
use work.costanti.all;
entity RegAdder is
    generic (nb:integer:=nbitin);
    Port ( A : in STD_LOGIC_VECTOR (nb-1 downto 0);
           B : in STD_LOGIC_VECTOR (nb-1 downto 0);
           clk : in STD LOGIC;
           RSum : out STD LOGIC VECTOR (nb downto 0));
end RegAdder;
architecture Behavioral of RegAdder is
component Registro is
    generic (nb: integer);
    Port ( D : in STD_LOGIC VECTOR (nb-1 downto 0);
           clk: in STD LOGIC;
           Q : out STD \overline{\text{LOGIC}} VECTOR (nb-1 downto 0));
end component;
component Adder is
    generic (nb: integer);
    Port ( A : in STD_LOGIC_VECTOR (nb-1 downto 0);
           B : in STD LOGIC VECTOR (nb-1 downto 0);
           Sum : out STD LOGIC VECTOR (nb downto 0));
end component;
signal RA, RB: STD LOGIC VECTOR (nb-1 downto 0);
signal Sum: STD LOGIC VECTOR (nb downto 0);
begin
  RegA: Registro generic map (nb) port map (A,clk,RA);
  RegB: Registro generic map (nb) port map (B, clk, RB);
  Add: Adder generic map (nb) port map (RA, RB, Sum);
  RegS: Registro generic map (nb+1) port map (Sum, clk, RSum);
end Behavioral;
```