

ECAT Interlock Circuitry

FSD 27 July 2015

This document contains the schematics and code that describe/implement the function of the ECAT/LTS Interlock circuitry.

On the schematics, yellow highlighting traces the interlock circuit itself, from its 5 V source through to the transistor that drives the relay to connect +24IL; green highlighting is used to show the interlock fault detection circuitry (the data lines that are read to determine whether there's a fault); and purple (pink?) highlighting marks the indicator LEDs on the 5-1/4" backplane and on the module interface boards that signal faults (ON is normal, OFF is fault).

The function `ilock_stat()` on page 20 is the function used to read all the detectors. It is called in the periodic interrupt routine (which is executed several times per second). The variable `'interlockData'` is actually the address of the fault detection bus transceiver on the Peak Detector board, shown on page 4.

If the value in `'interlockData'` indicates a "System" interlock fault (meaning a problem in the module bays, for example an open door), then function `istat()` is used to read the fault detection bus transceiver on each installed module's Interface board, shown on page 9. Modules are determined to be "installed" using function `exist()`, which writes to and then reads from a latch on the specified module's Interface board; see the handwritten note with orange highlighting on page 9. Module polling in `istat()` stops as soon as a fault (valid or otherwise) is found in any module.

Function `ilock_stat()` returns the value of `'interlockData'` for all faults other than "System" (module) interlock faults. For a "System" interlock fault, the module interlock data is combined with the original `'interlockData'` from the system level as follows: the least significant byte is the original `'interlockData'` masked to `0x7C`; the next byte is the module interlock data masked to `0x1F`; and the most significant byte is the module number where the fault occurred.

Function `ReportInterlockError()` is used to display a fault on the front panel display. Because only one fault, the one closest to the start of the interlock circuit, can be resolved at one time, this function tests the detector bits in order starting from the beginning of the circuit, reporting the first fault found; because of the way this circuit works, all subsequent fault detection points will also show faults, whether or not a valid fault exists. The bulk of the function performs "System" (module) interlock fault resolution, because each different module type and some individual modules differ in the way that their fault circuits are implemented. For example, in the ECAT, most Surge modules use `IL_ILOCK4` for the left bay interlock, or as the only interlock for single-bay modules; however the E505B uses `IL_ILOCK2` for this purpose, and E521 and E522 modules don't distinguish specific faults at all but simply report that one of the side covers on the main cabinet is open.

Under normal operating conditions, the voltage along the entire interlock circuit must exceed the TTL high threshold so that no fault is indicated. The only loads along the interlock circuit are the indicator LEDs and associated circuitry. A fault is indicated by an absence of voltage past one of the detection points. Because all subsequent detection points will also read a low logic level, in the case of multiple faults only the fault closest to the start of the interlock circuit can be resolved.

The interlock circuit proceeds through system circuit boards as follows: from its controller backplane +5 V source, it proceeds down the backplane, passing through every module via their interface boards and whatever interlock circuitry they may have (modules without interface boards have interlock circuitry as well); then back up to the controller backplane and through the microprocessor board (acting as a simple board presence indicator); then back to the backplane and through the peak detector board, where it passes through two relays, one of which is used to actively connect the rest of this interlock circuit during system initialization, which in turn powers up +24IL (the other relay is a vestige of the never-implemented FiberLoop and can be bypassed); then back to the backplane and through its external interlock connector, and finally to the transistor that activates +24IL (the +24 V power supply that is automatically, via this circuit, disconnected upon the occurrence of any interlock fault).

=====
Interlock Circuit
=====


Board	Interlock	Page	Description
-----	-----	----	-----
E103 5-1/4" Backplane	Fuse	3,5	Interlock circuit +5 V source
8-3/4" Backplane	none	6,7	Pass-through to modules
Module Interface board	System	8,9,10	Source of the 4 module interlocks
:			
through every module interface board via 8-3/4" backplane boards			
:			
E103 5-1/4" Backplane	none	11	Pass-through
Microprocessor board	Micro Board	12	Simple board presence jumper
E103 5-1/4" Backplane	none	13	Pass-through
Peak Detector board	Peak Detector	14,15	Program-controlled +24IL disconnect relay
E103 5-1/4" Backplane	External	3	Activates +24IL connect relay


=====
Detection Circuits
=====


Board	Page	Description
-----	----	-----
E103 5-1/4" Backplane	3	Source of Fuse, System, Micro, Peak, and External
Peak Detector board	4	Data buffer to read above interlocks
Module Interface board	9	Source and data buffer for all module interlocks

=====
Indicator LEDs
=====


Board	Page	Description
-----	----	-----
E103 5-1/4" Backplane	3	LEDs for Fuse, System, Micro, Peak, and External
Module Interface board	9	LEDs for module interlocks









REV	DATE	DESCRIPTION OF CHANGE	ORIG	ELEC
D	15MAY95	CHANGED SHAPE DIAGRAMS FOR J6 - J10 AND BD CHANGES PER ECO #004-95	DRC	
E	4/11/96	NEW CIRCUITRY PER ECO 042-96	BEV	MEW
F	6/28/96	SEE ECO-053-96	GG	MEW
F1	1/12/97	ETCH REPLACED WITH WIRE SEE ECO-003-97	BEV	
G	1/12/97	ADD ETCHES PER ECO-003-97	BEV	




CONNECTORS TO LEFT PLUG-IN



CONNECTORS TO RIGHT PLUG-IN




GAL BUFFER CIRCUITRY





CONNECTIONS TO LEFT AND RIGHT PLUG IN MODULES


SCALE: NTS APPR'D: MEW 1/14/97 DWG BY: DRC
 DATE: 27OCT92 ENG: DATE: 27OCT92
 TITLE: SCHEMATIC, S-3/4" BACKPLANE, EQAT


KeyTek Instrument Corp
 Massachusetts, USA
 DWG NO: 93-101-070-00
 REV: 4














```

void ReportInterlockError(
uint state,
FILE *dest)
{
    char faultmodule;
    uchar faultlock;

    if(dest == NULL)
        return;

    if(!(state & 4))
    {
        fputs("The Interlock FUSE is OPEN",dest);
        return;
    }
    if(!(state & 8))
    {
        faultmodule = (char)((state >> 16) & 0x0F);
        faultlock = (state >> 8) & 0x1f;
        /* Surge Module Interlocks */
        if(moddata[faultmodule].modinfo.typePrimary & TYPE_SRG)
        {
            /*
            * Faultlock = IL0 - IL1 (0x1E) ::= RIGHT Door
            * FaultLock = IL2 - IL3 (0x1C) ::= Not Used
            * Faultlock = IL4 - IL5 (0x18) ::= LEFT Door (FULL-WIDE Only)
            * FaultLock = IL6 - IL7 (0x10) ::= Not Used
            */
            if((moddata[faultmodule].modinfo.id == E522S_BOX) || (moddata[faultmodule].modinfo.id == E521S_BOX))
            {
                fputs("One of the SIDE COVERS on the\n\r",dest);
                if(moddata[faultmodule].modinfo.id == E522S_BOX)
                    fputs("    E522 Main Cabinet is OPEN",dest);
                else
                    fputs("    E521 Main Cabinet is OPEN",dest);
                return;
            }
            else
            {
                uchar left_interlock = IL_ILOCK4; // all modules except E505B
                if ( moddata[faultmodule].modinfo.id == E505B_BOX )
                    left_interlock = IL_ILOCK2; // E505B is different because it has a built-in CDN
                if ( ( faultmodule & 0x01 ) || ( faultlock == left_interlock ) )
                    fputs( IL_LDOOR, dest );
                else
                    fputs( IL_RDOOR, dest );
                fprintf( dest, IL_GDOOR, ( (state>>17) & 0xff ) + 1 );
            }
            return;
        }
        /* Coupler Module Interlocks (Except EFT/COUPLER combinations) */
        if((moddata[faultmodule].modinfo.typePrimary & TYPE_CPLGEN) &&
            (!(moddata[faultmodule].modinfo.typePrimary & TYPE_EFT)) &&
            (!(moddata[faultmodule].modinfo.typePrimary & TYPE EMC)))
        {
            /*
            * Faultlock = IL0 - IL1 (0x1E) ::= RIGHT Door
            * FaultLock = IL2 - IL3 (0x1C) ::= LEFT Door (FULL-WIDE Only)
            * Faultlock = IL4 - IL5 (0x18) ::= Not Used
            * FaultLock = IL6 - IL7 (0x10) ::= Not Used
            */
            if((moddata[faultmodule].modinfo.id == E4556_BOX) && (faultlock == IL_ILOCK0))
            {
                LCD_gotoxy(2,4);
                fputs(IL_RearDoor,dest);
            }
            else
            {
                if((faultmodule & 0x01) || (faultlock == IL_ILOCK2))
                    fputs(IL_LDOOR,dest);
                else
                    fputs(IL_RDOOR,dest);
                fprintf(dest,IL_GDOOR,((state>>17) & 0xff)+1);
            }
            return;
        }
        /* PQF Module Interlocks */
        if(moddata[faultmodule].modinfo.typePrimary & TYPE_PQF)
        {
            switch(moddata[faultmodule].modinfo.id)
            {
                case EP61_BOX:
                case EP62_BOX:
                    switch(faultlock)
                    {
                        case IL_ILOCK0: /* Door */
                            fputs(IL_PQFDOOR,dest);
                            break;

```

```

        case IL_ILOCK2: /* Snub */
            fputs(IL_PQFSNUB,dest);
            break;
        case IL_ILOCK4: /* Temp */
            fputs(IL_PQFTEMP,dest);
            break;
        case IL_ILOCK6: /* Power*/
            fputs(IL_PQFPWR,dest);
            break;
    }
    break;
case EP3_BOX:
    if((faultmodule & 0x01) || (faultlock == IL_ILOCK2))
        fputs(IL_LDOOR,dest);
    else
        fputs(IL_RDOOR,dest);
    fprintf(dest,IL_GDOOR,((state>>17) & 0xff)+1);
    break;
}
return;
}
/* EFT Module Interlocks */
if(moddata[faultmodule].modinfo.typePrimary & TYPE_EFT)
{
    switch(moddata[faultmodule].modinfo.id)
    {
        case E421_BOX:
        case E422_BOX:
            switch(faultlock)
            {
                case IL_ILOCK0: /* Right Hand Door */
                case IL_ILOCK2: /* Left Hand Door */
                    if((faultmodule & 0x01) || (faultlock == IL_ILOCK2))
                        fputs(IL_LDOOR,dest);
                    else
                        fputs(IL_RDOOR,dest);
                    fprintf(dest,IL_GDOOR,((state>>17) & 0xff)+1);
                    break;
                case IL_ILOCK4: /* Cable */
                    if(faultmodule & 0x01)
                        fputs(IL_LCABLE,dest);
                    else
                        fputs(IL_RCABLE,dest);
                    fprintf(dest,IL_GCABLE,((state>>17) & 0xff)+1);
                    break;
                case IL_ILOCK6: /* UNUSED */
                default:
                    break;
            }
            return;
        default:
            switch(faultlock)
            {
                case IL_ILOCK0: /* Right Hand Door */
                case IL_ILOCK4: /* Left Hand Door */
                    if((faultmodule & 0x01) || (faultlock == IL_ILOCK4))
                        fputs(IL_LDOOR,dest);
                    else
                        fputs(IL_RDOOR,dest);
                    fprintf(dest,IL_GDOOR,((state>>17) & 0xff)+1);
                    break;
                case IL_ILOCK2: /* Cable */
                    if(faultmodule & 0x01)
                        fputs(IL_LCABLE,dest);
                    else
                        fputs(IL_RCABLE,dest);
                    fprintf(dest,IL_GCABLE,((state>>17) & 0xff)+1);
                    break;
                case IL_ILOCK6: /* UNUSED */
                default:
                    break;
            }
            return;
    }
}
}
if(moddata[faultmodule].modinfo.typePrimary & TYPE_EMC)
{
    switch(moddata[faultmodule].modinfo.id)
    {
        case ERI1_BOX:
            switch(faultlock)
            {
                case IL_ILOCK0: /* Right Hand Door */
                    if(faultmodule & 0x01)
                        fputs(IL_LDOOR,dest);
                    else
                        fputs(IL_RDOOR,dest);
                    fprintf(dest,IL_GDOOR,((state>>17) & 0xff)+1);

```

```

        break;
    case IL_ILOCK4: /* Thermal Interlock */
        fputs(IL_PQFTEMP,dest);
        break;
    }
    return;
case ERI3_BOX:
    switch(faultlock)
    {
        case IL_ILOCK0: /* Right Hand Door */
        case IL_ILOCK2: /* Left Hand Door */
            if(faultlock == IL_ILOCK2)
                fputs(IL_LDOOR,dest);
            else
                fputs(IL_RDOOR,dest);
            fprintf(dest,IL_GDOOR,((state>>17) & 0xff)+1);
            break;
        case IL_ILOCK4: /* Thermal Choke Interlock */
            fputs(IL_AMPTEMP0,dest);
            break;
        case IL_ILOCK6: /* Thermal Resistor Interlock */
            fputs(IL_AMPTEMP1,dest);
            break;
    }
    return;
case EP71_BOX:
case EP72_BOX:
case EP73_BOX:
case EP91_BOX:
case EP92_BOX:
case EP93_BOX:
case EP94_BOX:
    switch(faultlock)
    {
        case IL_ILOCK0: /* Right Hand Door */
        case IL_ILOCK2: /* Left Hand Door */
            if(faultlock == IL_ILOCK2)
                fputs(IL_LDOOR,dest);
            else
                fputs(IL_RDOOR,dest);
            fputs(IL_BDOOR,dest);
            break;
        case IL_ILOCK4: /* Panel Covers */
            fputs("One of the SIDE COVERS on the\n\r",dest);
            fputs("    BASE Main Module is OPEN",dest);
            break;
    }
    return;
}
}
if(moddata[faultmodule].modinfo.typePrimary & TYPE_CLAMP)
{
    switch(faultlock)
    {
        case IL_ILOCK0: /* Right Hand Door */
        case IL_ILOCK2: /* Left Hand Door */
            if(faultlock == IL_ILOCK2)
                fputs(IL_LDOOR,dest);
            else
                fputs(IL_RDOOR,dest);
            fprintf(dest,IL_GDOOR,((state>>17) & 0xff)+1);
            break;
    }
    return;
}
/* Unknown Interlock */
fputs("UNKNOWN Interlock Condition\n\r",dest);
fprintf(dest,"    Interlock Code: %#05X",state);
}
else
    if(!(state & 16))
        fputs("The Micro Board is LOOSE",dest);
    else
        if(!(state & 32))
            fputs("The Peak Detector Board is LOOSE",dest);
        else
            if(!(state & 64))
                fputs("The EXTERNAL Interlock is OPEN",dest);
return;
}

```



```

int exist(
int d)
{
    int base;
    unsigned short temp;

    base = 0x60000+(d*0x1000);
    *((unsigned short *) (base+0x600)) = 0x00;
    temp = *((unsigned short *) (base+0x600));
    if(temp & 0x80)
        return(0);
    *((unsigned short *) (base+0x600)) = 0x01;
    temp = *((unsigned short *) (base+0x600));
    if(!(temp & 0x80))
        return(0);
    return(1);
}

int istat(
int d)
{
    int base;
    unsigned short temp;

    base = 0x60000+(d*0x1000);
    temp = *((unsigned short *) (base+0x600));
    temp = (temp & 0x1f) ^ 0x1f;
    return(temp);
}

int ilock_stat(void)
{
    int il;
    int is;
    int i;

    il = interlockData;
    il &= 0x7C;
    if((il & 0x04) && !(il & 0x08))
    {
        for(i = 0; i < 16; i++)
            if(exist(i))
            {
                is = istat(i);
                if((is) && !(is & 0x01))
                {
                    il = (il & 0xff) | (i << 16) | (istat(i) << 8);
                    i = 20;
                }
            }
    }
    return(il);
}

```

