

J. MICHAEL PULLIN III

Norman, OK | 405-693-3349 | michaelpullin75@ou.edu | github.com/mpullin3/sv-dv-learning

Computer Engineering student pursuing Design Verification, with hands on experience building UVM based SystemVerilog testbenches through an intensive, self-directed 14 week verification curriculum. Strong foundation in digital logic, constrained-random verification, and coverage-driven methodology. Seeking an entry-level Design Verification Engineer role.

EDUCATION

University of Oklahoma — Norman, OK Expected May 2027

Bachelor of Science, Computer Engineering | Major GPA: 2.88 (completed while working full-time)

TECHNICAL SKILLS

Languages & Methodology: SystemVerilog, UVM, Verilog, C++

Verification Concepts: Constrained random stimulus, functional coverage, scoreboarding, self-checking testbenches, UVM class hierarchy

Tools: Questa/ModelSim, Git/GitHub

VERIFICATION PROJECTS

Note: All projects are designed and code complete. Full simulation testing scheduled for September 2026 when lab access reopens.

Dual-Port RAM UVM Verification Testbench — SystemVerilog / UVM | May-July 2026

- Architected and implemented a 1,100+ line UVM testbench in SystemVerilog with driver, monitor, scoreboard, sequencer, and environment components.
- Structured using standard UVM class hierarchy to build a reusable, layered verification architecture.
- Developed constrained random stimulus sequences to exercise concurrent read/write access, address collisions, and boundary conditions.
- Designed self-checking scoreboard with reference model for automated pass/fail determination. Code complete and ready for September testing.

Synchronous FIFO Design & Verification — SystemVerilog / UVM | July-August 2026

- Designed parameterized synchronous FIFO RTL module (16-entry circular buffer, 8-bit data) with pointer wraparound, full/empty flags, and occupancy tracking.
- Architected complete UVM verification environment with 9 test scenarios covering writes, reads, simultaneous operations, wraparound, stress testing, and protocol violations.
- Developed comprehensive coverage strategy targeting >80% across address, data patterns, flags, operations, and occupancy levels.
- Code complete with 2,000+ lines of RTL and verification infrastructure; all architectural decisions documented. Ready for September simulation and interviews.

WORK EXPERIENCE

Charleston's Restaurant — Norman, OK Present

Headwaiter (Promoted from Server)

- Promoted to headwaiter; manage priority section during high-volume peak rotations.
- Work full time while balancing full course load and intensive independent technical study, demonstrating strong time management and self-discipline.
- Deliver consistent, high quality service in fast paced environment requiring attention to detail, composure under pressure, and effective multitasking.