



电子科技大学  
University of Electronic Science and Technology of China



上海交通大学  
SHANGHAI JIAO TONG UNIVERSITY



香港科技大學  
THE HONG KONG UNIVERSITY OF  
SCIENCE AND TECHNOLOGY

# Processor-Sharing Internet of Things Architecture for Large-scale Deployment

Qianhe Meng<sup>1</sup>, Han Wang<sup>1</sup>, Chong Zhang<sup>1,2</sup>, Yihang Song<sup>1</sup>, Songfan Li<sup>3</sup>,  
Li Lu<sup>1</sup>, and Hongzi Zhu<sup>4</sup>

<sup>1</sup>University of Electronic Science and Technology of China <sup>2</sup>Southwest Petroleum University

<sup>3</sup>The Hong Kong University of Science and Technology <sup>4</sup>Shanghai Jiao Tong University


**Sensor chips** are keen to be **deployed** at a **large-scale**.




**scenario #1**: wildfire detection



**scenario #2**: structural health monitoring



**Embedded Solution:** Embedding each sensor chip into a full-fledged embedded device.





Nodes are **EXPENSIVE**  
*for large-scale deployment*

Unaffordable **Manufacturing** Cost

*full-fledged with  $\mu$ P and RF transceiver  
→ **more than \$ 10 per node!***

Unaffordable **Maintenance** Cost

*power-hungry RF components  
→ **frequent battery changes!***


A faint, light-gray line drawing of a large, multi-story building with many windows and classical architectural features serves as the background for the slide.

**Simplify** nodes  
*for the ease of large-scale deployment.*


**Shifting** node's functionality **to** the remote gateway.



## Direction #1: communication offload (e.g., backscatter)




Drawback: Two-way communication range **limited to ~30 meters**.






## Direction #2: computation offload (e.g., processor-free)



**Drawback:** Comm. overheads increased, thus **network scalability sacrificed**.




**Insight:** Current effort **trades** the network performance **for** the simplicity of sensor nodes.

**More gateways** to be deployed  
*in trade-off!*




**Deployment costs** are **INCREASED** at the **SYSTEM-LEVEL !**

**Smash** a full-fledged sensor node into the AIR  
for **broader sensor-chip coverage**.



Could a processor access its  
**neighboring sensor chips**  
with **negligible** overheads?



*deployment costs*




*network scalability*




remote **Gateway**

**Basic Knowledge:** Chips are inter-connect through **computer bus**.




conventional sensor **Node**






## Basic Idea: Constructing a *virtual* bus among chips.



**Sweet Spot:** Inherit link-layer services from I<sup>2</sup>C protocol transparently, including chip address, anti-collision and reliable delivery.



**A chip-oriented multi-to-multi RF network  
powered by I<sup>2</sup>C.**


**Design #1:** RF Open-Drain (***PHY layer***)

**Design #2:** RFBus Front-End (***PHY layer***)

**Design #3:** Half-duplex RF signaling (***link layer***)


**Design #4:** Multi-to-Multi Chip Networking (***link layer***)

**Problem:** I<sup>2</sup>C express **trinary** bus information through **binary** voltage-level.



**Lite node asks:**

*'Does the input high-SDA represents **logic '1'** or **IDLE**?'*




*if logic '1'*

***piggyback it via RF;***


*else (IDLE)*

***keep silent (release I<sup>2</sup>C bus);***

**Insight:** Trinary I<sup>2</sup>C bus information is expressed by **binary PHY control**.



SDA expresses **logic '0'**




SDA expresses **logic '1' or IDLE**

**Solution:** Piggyback **low-SDA** via **RF** only.




**Principle:** Inter-node communication with negligible overheads.



*low-cost, low-power & fit-for-purpose performance*


**Design Concern:** Lite node must listen to the virtual bus continuously.

**Ultra-low power RX** at lite node




**Design Concern:** Processor node provides amplitude-modulated signals to the envelope detector.

**OOK TX** at processor node




### Insight: Backscatter is not suitable for RFBUS.

- Backscatter calls for a sensitive RX → *deployment costs of processor node increased.*
- Backscatter causes unequal two-way communication range → *inefficient energy utilization.*



A **symmetric, bidirectional** RF chain  
*between the processor and lite nodes.*




***identical two-way communication range***



**Problem:** Rhythm of bidirectional I<sup>2</sup>C communication is **agnostic** to lite node.

*Lite node asks:*


*'Should I piggyback current SDA symbol?'*




**Solution:** Frequency division multiplexing without protocol parsing at lite node.

**RFBUS replies:**


*'Don't worry, just piggyback all SDA symbols.'*



**Problem:** Bus collisions among multiple processor nodes.




Naturally resolved by I<sup>2</sup>C arbitration.



The principle of I<sup>2</sup>C arbitration shown in a two-master case.

**Problem:** Cross-talk among multiple lite nodes.






**Intuitive Solution:** Control lite node's RF by parsing I<sup>2</sup>C protocol.


□ from processor node  
to lite node

□ from lite node  
to processor node




7-bit I<sup>2</sup>C address =  
**4-bit Manufacturer ID** +  
 3-bit hardware-defined address

✖ Only  $2^3 = 8$  usable addresses



**Our Solution:** Configure lite node's RFBus interface before each I<sup>2</sup>C session.



RFBus frame structure


usable I<sup>2</sup>C address

$2^3 \times 2^8 = 2048$  usable addresses in RFBus

RFBus address

## ① RFBus Network



- > Inter-Node Communication Range
- > Network Throughput
- > Task Throughput



## ② Processor-Sharing Architecture


- > Power Consumption
- > Response Time
- > Manufacturing Cost

**Setup:** passive RX + 17dBm TX




*inter-node communication range*


**96m**  
(50 kbps; LOS)  
**41m**  
(50 kbps; through door)




# Evaluation > RFBus Network > Network and Task Throughput



9 lite Nodes



1 processor Node



Limited by the **conducting frequency** of RF Schottky diode

**168 kbps (max)**  
network throughput

Strategy: querying

50 kbps	100 kbps	150 kbps	200 kbps
<b>169 Hz</b>	<b>339 Hz</b>	<b>452 Hz</b>	<b>678 Hz</b>

Strategy: polling


50 kbps	100 kbps	150 kbps	200 kbps
<b>218 Hz</b>	<b>403 Hz</b>	<b>550 Hz</b>	<b>826 Hz</b>

A processor node reads these **30 sensor chips** up to **826 times** in pipeline within **1 second**.


**24.8 kHz (max)**  
task throughput




## Ours: Processor-Sharing Architecture



## Benchmark: Embedded Architecture








Node's power consumption compared with:

- embedded **WiFi** node **6.09 ×** ↓
- embedded **LoRa** node **6.69 ×** ↓

WiFi		LoRa	
embedded architecture	P.S. architecture	embedded architecture	P.S. architecture
364 ms	241 ms	1029 ms	300 ms


Response time comparison.




Node's manufacturing cost compared with:

- embedded **WiFi** node **23.5%** ↓
- embedded **LoRa** node **33.5%** ↓

## Embedded Solution:



## Processor-Sharing Solution:





电子科技大学  
University of Electronic Science and Technology of China



上海交通大学  
SHANGHAI JIAO TONG UNIVERSITY



香港科技大學  
THE HONG KONG UNIVERSITY OF  
SCIENCE AND TECHNOLOGY

# Processor-Sharing Internet of Things Architecture for Large-scale Deployment

**Qianhe Meng**

[qianhe@std.uestc.edu.cn](mailto:qianhe@std.uestc.edu.cn)

*more at* <https://mqhyes.github.io/>

