# CSEE4840 Embedded Systems Game Boy Project Report

Nanyu Zeng (nz2252) & Justin Hu (yh2869)

Department of Electrical Engineering

Columbia University

# Contents

List of Figures	3
List of Tables	4
Introduction	5
Design and Implementation	7
System Design	7
Memory Map	9
GB-Z80 CPU	9
Instructions	12
Interrupts	13
Pixel Processing Unit (PPU)	13
Video Timing	16
OAM DMA	17
Timer	18
Sound	19
Joypad	20
Serial	21
Cartridge	24
Haadar	24

	SDRAM	26
	Memory Bank Controller (MBC)	26
$\mathbf{R}\epsilon$	esults	32
	Accuracy Test ROMs	32
	Game ROMs	32
Εv	raluation	33
	Contribution	33
	Future Work	33
Re	eferences	34
Ap	ppendices	35
$\mathbf{A}$	Qsys System	36
В	Accuracy Tests	38
$\mathbf{C}$	Source Code	44
	C.1 Hardware	44
	C2 Software	233

# List of Figures

1	The Game Boy (Left) and its cartridge (Right)	5
2	Top-level System Block Diagram	7
3	The Game Boy Memory Map [2]	10
4	State Diagram of our GB-Z80	11
5	The CALL instruction $[4]$ (left) and the decoded RISC instructions (right) .	12
6	The RISC instructions for interrupt handling	13
7	The Background scrolling [6]	14
8	The Window [6]	15
9	The PPU Timing	16
10	OAM DMA	17
11	Timer block diagram 1 [7]	18
12	Timer block diagram 2 [7]	19
13	Timer block diagram 3 [7]	20
14	Joypad schematic $[6, 7]$	21
15	Serial I/O registers [6]	22
16	Serial timing chart [6]	23
17	Serial block diagram [6]	23
18	MBC1 Memory Map [6]	28
19	MBC3 Memory Map [6]	30
20	MBC5 Memory Map [6]	31

# List of Tables

1	Cartridge header information $[6, 7]$	25
2	MBC1 memory map and register description [4, 6]	27
3	MBC3 memory map and register description [6]	29
4	MBC5 memory map and register description [6]	31
5	List of Game Boy games emulated	32
6	Project contribution	33

# Introduction



Figure 1: The Game Boy (Left) and its cartridge (Right)

The Game Boy is an 8-bit handheld console created by Nintendo. It was released in North America on July 31, 1989. The Game Boy and Game Boy Color combined have sold 118 million units worldwide, making it the 3rd most popular video-game console in history [8].

On the front, there is a black and white dot matrix display, capable of displaying  $160 \times 144$  dots in 4 different gray scales. There is also a directional pad (D-pad) as well as A, B, SELECT and START buttons. On the top there is an on-off power switch and a slot for Game Boy

cartridges. On the right side, there is a volume control dial and a serial port that supports multi-player games or external peripherals such as the Game Boy Printer. There is another dial on the left side that adjusts contrast.

Inside the Game Boy, there is a custom 8-bit Sharp LR35902 SoC. The CPU in the SoC is usually referred to as the GB-Z80. Its internal registers are similar to the Intel 8080 but it has some instructions that were introduced in the Zilog Z80. The Game Boy has 8kB of SRAM as work RAM and 8kB of SRAM as video RAM. There is also a built-in 256-byte bootstrap ROM that validates the cartridge header, scrolls the Nintendo logo, and plays the boot sound. The console can support up to 64 MB of ROM with the help of memory bank controllers (MBCs) inside cartridges.

In this project, our goal is to make a cycle-accurate Game Boy hardware emulator on the Terasic DE1-SoC Board capable of smoothly running games. We implemented the LR35902 SoC and SRAMs on the Cyclone-V FPGA, game cartridge ROM and RAM banks on the SDRAM, and joypad controller on Linux running on the ARM core. We implemented the video display using our own VGA core on the FPGA, and displayed the Game Boy video output on a 1280×1024-resolution LCD monitor. We streamed the audio signal out using the Intel University Program IP for the Wolfson WM8731 CODEC on the DE1-SoC board and played it out with a pair of speakers.

# Design

## System Design




Figure 2: Top-level System Block Diagram

The top-level system block diagram is shown in Figure 2. This block diagram is based on our implementation of the Game Boy, which differs from the real Game Boy but achieves the same functionality. The DATA double arrows represent bidirectional (reads and writes) data flow between a bus master and a bus slave. The MMIO double arrows represent memory mapped I/O (MMIO) style data flow between a bus master and a bus slave. The MMIO/INT double arrows represent MMIO style data flow as well as interrupts from a bus slave to a bus master. The AVALON-MM double arrows represent the Intel Avalon Memory Mapped

Interface. The AVALON-ST double arrow represents the Intel Avalon Streaming Interface. The VGA double arrow represents the Video Graphics Array (VGA) interface.

Orange blocks are implemented on the FPGA using SystemVerilog. The GB-Z80 is the CPU of the Game Boy. The pixel processing unit (PPU) is used to generate graphics. The Timer module is used by the CPU to keep track of clock cycles. The Joypad block emulates the buttons on the Game Boy. The Serial module emulates the sergial interface on the Game Boy.

There are 3 main data buses on the Game Boy. One bus connects to the work RAM and cartridge, another connects to the video RAM and the last one connects to the OAM. Only one master can write to a bus at one time. In a real Game Boy, reading on a bus that is being written by another master results in undefined behavior, depending on the tri-state bus behavior of the device. But in our implementation, reading while the other master is writing results in reading 8'hff.

To better support modern FPGAs, tri-state buses and latches in the original Game Boy are not used. Instead, we use separate data lines for read and write. We use multiplexers to address individual peripherals. We also use edge-sensitive flip-flops instead of latches.

When the CPU wants to address its peripherals, it sends the request Address, Read/Write flag, and Data to the Memory Management Unit (MMU). The MMU then decides which peripheral to enable or which bus should this address be put onto. The MMU also performs arbitration: when 2 devices want to access the same address, it will give access to the devices with the higher priority. The MMU can also perform direct memory access (DMA) so that it can bypass the CPU and perform OAM memory copy itself. Also, when a peripheral requests an interrupt, the MMU will relay the interrupt to the CPU based on the interrupt enable flag and save the interrupt request in the interrupt flag register.


The Qsys system is shown in Appendix A.

#### Memory Map

The Game Boy CPU uses memory mapped I/O to access all its peripherals. The memory map is shown in Figure 3. At the beginning when the Game Boy boots up, the area 0000-00FF is mapped to the internal bootstrap ROM. It automatically unmaps itself after the bootstrap completes and this area is then mapped to cartridge ROM. 0000-7FFF is the cartridge ROM area, which is 32kB in total. 8000-9FFF is the video RAM area. The region A000-BFFF is reserved for the RAM on the cartridge, usually used for saving game data. C000-DFFF is the internal work RAM area. E000-FDFF is called the echo RAM; accessing this area is equivalent to accessing C000-DDFF. FE00-FE9F is the Object Attribute Memory (OAM), which contains 160 bytes of RAM used to store sprite information. FF00-FF7F contains the MMIO registers for the joypad, serial, CPU interrupt flag, timer, PPU and sound. The region FF80-FFEF is usually called high RAM, a 127-byte program stack used by the CPU. Address FFFF contains the interrupt enable register used by the CPU to specify which interrupts are active at the time.

### GB-Z80 CPU

The data line of the GB-Z80 is 8 bits wide while the address line is 16 bits wide. There are 6 general purpose registers, namely B, C, D, E, H, and L. They can be combined in pairs creating 3 pairs of 16-bit registers BC, DE, and HL. There is also an 8-bit register A, used for arithmetic logic unit (ALU) results, and a 4-bit register F used for ALU computation flags. For instance, when there is a overflow or the result after computation is 0, certain flags will be set in the F register. There are also two 16-bit registers: the stack pointer SP and Program Counter PC. SP is used to keep track of the current stack address and PC is used to keep track of the address of the next command to be fetched. The stack pointer does not necessarily point to the dedicated 127-byte high RAM stack; it can also point to work RAM



**FFFF** 

Figure 3: The Game Boy Memory Map [2]

or some other regions.

The GB-Z80 is a complex instruction set computer (CISC) CPU, which means its instructions can take variable clock cycles. Compared to the Intel 8080, bit-manipulation instructions from the Z80 were included. While instructions include the parity flag, half of the conditional jumps and I/O operations were removed. I/O is performed through memory load/store instructions.

For the GB-Z80, all instructions are executed in multiples of 4 clock cycles. It can either be 4, 8, 12, 16, 20 or 24 clock cycles long. There can be 512 possible instructions or opcodes; 256 are typical instructions, the other 256 are CB-prefixed instructions. When the CPU fetches a CB-prefixed instruction, it will fetch for another opcode right after.




Figure 4: State Diagram of our GB-Z80

There are 5 interrupt lines to the CPU, namely V-Blank interrupt, LCD controller interrupt, Timer interrupt, Serial interrupt and Joypad interrupt.

To simplify the design and meet the time requirement of this project, we did not try to reproduce the original structure of the Intel 8080 or Z80. We used a simple 2-stage reduced instruction set computer (RISC) CPU with a front-end decoder to perform the equivalent operations.

# CALL nn Unconditional function call to the absolute address specified by the operand nn.




Figure 5: The CALL instruction [4] (left) and the decoded RISC instructions (right)

#### Instructions

Take the CALL nn instruction as an example, illustrated in Figure 5. It takes 24 cycles to complete. It reads 2 consecutive bytes from addresses pointed by PC, stores the current PC in to stack, and loads the 2 bytes previously read into PC. For our GB-Z80, first the front-end reads and decodes the instruction using 2 clock cycles. The CALL nn instruction is subsequently decoded into 7 RISC instructions, each takeing 2 clock cycles to complete. Thats only 16 cycles in total so the rest of opcodes are filled with NOP (not shown in the figure). X and T are two registers I introduced in my GB-Z80 to store temporary data. The first RISC opcode LD\_XPC means "load the data at address equal to PC to register X". In the Memory Access stage, the GB-Z80 requests for a memory read at the PC, and in the Excute/Write Back stage, it gets the requested data and saves it into X. Also it increments the PC by 1. The DEC\_SP opcode means "Decrement the SP register by 1". In our GB-Z80, it does nothing in the Memory Access stage, and performs a 16-bit subtraction on the SP register. The LD\_SPPCh command means "Load the high byte of PC onto the Stack". In the Memory Access stage, our GB-Z80 asks for a write at the address equal to the SP, and in the Write Back stage the value in the high byte of the PC is written to the stack. The JP\_TX opcode means "Jump to the address equal to the register pair TX". In our GB-Z80, it does nothing in the Memory Access stage, and performs a 16-bit load from the TX to the PC.

#### Interrupts

Interrupts are checked at the end of an instruction. If the IME is set and there is an interrupt flag in the IF register, and the interrupt is also set in the IE register, that interrupt routine is then served. Each interrupt takes 20 clock cycles to complete and the instructions are shown in Figure 6. These are based on the interrupt test set. The GB-Z80 will first clear the IME, preventing any other interrupt. Then it will push the high byte of PC on to stack. Afterwards, it saves the current interrupt request in a temporary location. It then resets the interrupt flag and pushes the low byte of PC on to stack, and finally it jumps to the interrupt vector. The LATCH\_INTQ opcode saves the current interrupt in a temporary register. The RST\_IF opcode asks for a memory write, and clears the current interrupt in the IF register.

```
'define DECODER_INTR(addr)\
begin \
   RISC_OPCODE[0] = DI; \
   RISC_OPCODE[1] = DEC_SP; \
   RISC_OPCODE[2] = LD_SPPCh; \
   RISC_OPCODE[3] = LATCH_INTQ; \
   RISC_OPCODE[4] = RST_IF; \
   RISC_OPCODE[5] = DEC_SP; \
   RISC_OPCODE[6] = LD_SPPC1; \
   RISC_OPCODE[7] = RST_`addr; \
   NUM_Tont = 6'd20; \
end
```

Figure 6: The RISC instructions for interrupt handling

#### Pixel Processing Unit (PPU)

The Game Boys visible screen area is  $160 \times 144$  pixels. Like most other consoles of that era, the Game Boy did not have enough memory or bandwidth to hold a framebuffer in




Figure 7: The Background scrolling [6]

memory. Instead, a tile system is employed. A set of bit maps is held in memory and a map is built using references to these bitmaps. The advantage is that one tile can be used repeatedly through the map, simply by using its reference. The Game Boys tiled graphics system supports tiles of  $8\times8$  pixels for Background and Window, and tiles of  $8\times8$  or  $8\times16$  pixels for sprites.

Figure 7 shows that the background map can support 256×256 pixels whereas the display only uses 160×144 pixels, so there is a scope for the background to be moved relative to the screen. The PPU achieves this by defining a point in the background that corresponds to the top left of the screen. By moving this point between frames, the background can scroll on the screen. For this reason, definition of the top left corner is held by 2 PPU registers,

#### SCX and SCY.

Figure 8 depicts another drawing layer called *Window* in the Game Boy. It is very similar to the background but it can not scroll. The programmer can only set the starting top left corner of the window, and it will be drawn all the way to the bottom right of the screen. Most games use it as a head-up display or menu display.




Figure 8: The Window [6]

There are 2 maps of  $32\times32$  tiles that can be held in memory, and only one can be used for display at a time. There is space in the Game Boy for 384 tiles, so half of them are shared between the maps. One map uses tile numbers 0 to 255 and the other uses numbers between -128 and 127 for its tiles.

The Game Boy can handle 4 shades of gray. Representing one of these four colors in the tile data takes 2 bits, so each tile in the tile data set is held in 8×8×2 bits or 16 bytes. One additional complication for the Game Boy is that each of the four possible values can correspond to any of the four colors. The palettes are mainly used to create easy color changes for the tile set.

In our Game Boy design, we put a framebuffer in place of the Game Boy LCD display. The framebuffer is a  $160 \times 144 \times 2$ -bit dual-port dual-clock SRAM. The Game Boy can write to it

at its own clock speed and the VGA core can read pixels out at the VGA clock speed.

#### Video Timing

The Game Boy video hardware simulates a cathode-ray tube (CRT) display in its timing. It also has the H-Blank and V-blank period. However, since the Game Boy uses an LCD display, it can do something a CRT display cannot: it can stop clocking the LCD whenever it wants to. This occurs when the PPU is not ready to send out a pixel yet, resulting in variable length in the rendering period and H-blank period. As seen in Figure 9, the PPU always spends 456 clock cycles on a scan line and 4560 clock cycles for a whole screen refresh. At the beginning of a scan line, there is a fixed 80-clock cycle OAM search area. This area is used to determine whether there are any sprites on the current scan line and help sprite fetching in the rendering area. During OAM search, it will iterate through the OAM and find the first 10 sprites on the current scan line. When it finds a sprite, it will take a note of its X position and its position in the OAM, storing them in a local OAM.




Figure 9: The PPU Timing

After the OAM search comes the rendering area. In the rendering area, pixels are shifted out from the PPU to the LCD (or for our design, a framebuffer). The rendering area can take 174 to 291 clock cycles to complete, depending on the SCX, sprite location, and number of sprites on the scan line. At the end of a scan line is the H-Blank period. H-Blank varies from 85 to 202 dots; in this area, the PPU will not accessing any memory. After 144 scan lines, the PPU enters V-Blank; in this area, it will not access any memory either. Notice that the PPU only spends less than 4 clock cycles in line 153, and it spends the rest of the clock cycles in line 0 in V-Blank.

Details of rendering timing is described in [5] and the presentation slides. We did not implement the extra clock cycles when there is a sprite at X=0.

#### OAM DMA




Figure 10: OAM DMA

The OAM is usually filled by a DMA. CPU can write the source address into the DMA register. The MMU will move 160 bytes from the source address to the OAM. The source can be on the work RAM bus or the video RAM bus. While DMA is running, the CPU

cannot access the bus that is the source of the DMA or the OAM. In the original Game Boy, the OAM is a slave of the PPU and the OAM is a part of the PPU logic; however, we implemented the OAM as a peripheral of the CPU. This makes memory management easier since the CPU does not have to go through the PPU to access the OAM.

#### Timer




Figure 11: Timer block diagram 1 [7]

The timer peripheral is basically a big counter with automatic reload on overflow. It works as a timer as you can ask it to send an interrupt after a certain number of clocks. Some games like Tetris use the counter in it as a time seed for random number generation. The logic block diagram is shown in Figures 11, 12, and 13.




Figure 12: Timer block diagram 2 [7]

## Sound

The Game Boy has four sound channels. Two square waves with adjustable duty cycle, a programmable wave table, and a noise generator. Each has some kind of frequency or pitch control. The first square channel also has an automatic frequency sweep unit to help with sound effects. The square and noise channels each have a volume envelope unit to help with fade-in or fade-out sound effects. On the other hand, the wave channel only has limited manual volume control. Each channel has a length counter that can silence the channel after a preset time to handle note duration. Each channel can be individually mapped to the left, right, or both audio outputs. There is also a master volume control register that can independently adjust left and right outputs.

We used the Intel University Program CODEC IP to configure the CODEC and sent the




Figure 13: Timer block diagram 3 [7]

samples out through the Avalon Streaming interface to the CODEC.

## Joypad

The Game Boy joypad I/O register is located at CPU address FF00. As shown in Figure 14, the eight keys are arranged in the form of a 2×4 matrix, where P10-P13 are input ports connected to pull-up resistors and P14-P15 are output ports. The CPU regularly sets P14-P15 low to read which keys were pressed. During this time, whichever key was pressed closes

the signal path and the corresponding input port is pulled low by the diode. For example, if P15 is set to 0 and button A is pressed, then P10 will be 0 (P11-13 stay at logic 1); if the *RIGHT* key was pressed, then P10 will be logic 1.




Figure 14: Joypad schematic [6, 7]

Our joypad module was fulfilled by a USB keyboard and a device driver that communicates with a joypad peripheral on the DE1-SoC. The peripheral was generated in Qsys and added to the Device Tree. Our user space program (Appendix C.2) can configure any USB keyboard keys as joypad keys (except ESC, SPACE, and modifiers); the SPACE key is reserved for enabling double speed. Whenever any configured joypad keys are pressed, the joypad status is sent to the kernel module.

#### Serial

The serial interface allows two Game Boy devices to transfer data with one another, conventionally via a link cable. For example, players can trade Pokemon and battle each other when playing compatible *Pokemon* games, or play 2-person Tetris.

As shown in Figure 15, serial I/O is controlled by the SB and SC registers, located at CPU addresses FF01 and FF02. The MSB of the SC register controls the serial transfer and the LSB selects the clock used. One Game Boy acts as the master and uses its internal clock

at 8.192kHz, while the second one acts as the slave and uses an external clock (typically supplied by the first Game Boy, but can go up to 500kHz).




Figure 15: Serial I/O registers [6]

The timing chart and block diagram are illustrated in Figures 16 and 17, respectively. Data is first set in the SB register. Then, the MSB of the SC register is set to 1, initiating the transfer; during this time, read and write access to the SB register is disabled. Sending and receiving 8-bit data occur simultaneously. The data in the SB register is shifted leftward by a bit at every falling edge of the clock and the SOUT port outputs the highest bit; input data from the SIN port is shifted in the LSB of the SB register at every rising edge of the clock. After 8 clock counts of a 3-bit counter, the MSB of the SC register is set to 0 and an interrupt is sent to the CPU, signaling the completion of a byte transfer.




Figure 16: Serial timing chart [6]




Figure 17: Serial block diagram [6]

#### Cartridge

In the interests of time, money, and convenience, we developed a virtual cartridge module that loads ROM files downloaded from online onto the DE1-SOC (as opposed to buying physical cartridges and soldering wires onto GPIOs) to play various games. The user space program (Appendix C.2) reads a specified binary ROM file and loads its contents onto the on-board SDRAM. The Unix system call mmap(2) maps the virtual addresses used by the program to physical addresses of the SDRAM, enabling direct data manipulation from user space. Information such as ROM and RAM size, MBC type are read from the cartridge header region and used to configure the cartridge module.

Certain games such as *Pokemon Yellow* and *Legend of Zelda: Link's Awakening* include an internal battery (with an expected lifespan of 10 years) in their physical cartridges to save game progress in RAM. This enables the player to continue where they left off in the game even after powering off the Game Boy. Virtual cartridges store game data in binary files with .sav extensions. After our user space program loads the game ROM into SDRAM, any SAV file with the same name is automatically loaded into a dedicated RAM region in SDRAM. Upon pressing the ESC keyboard key, Game Boy emulation stops running, game data in SDRAM is read by the program, and the SAV file is overwritten.

#### Header

The internal information of the cartridge is contained in a header region located at addresses 0100-014F. Table 1 summarizes the values in this region.

Table 1: Cartridge header information [6, 7]

Address	Name	Description
0100-0103	Entry point	The program jumps to this execution point after displaying the Nintendo logo, and then
		starts the main program
0104-0133	Nintendo logo	Defines the bitmap of the Nintendo logo displayed when the Game Boy is powered on; will not run if these bytes are incorrect
0134-0143	Game title	Title of the game in UPPER CASE ASCII; remaining bytes are filled with 00's if it is less than 16 characters
0143	CGB flag	Denotes Game Boy Color compatibility
		Two character ASCII licensee code that spec-
0144-0145	New licensee code	ifies the company or publisher of the game;
		only used for games released after the Super
0146	CCD (I	Game Boy (SGB)
0146	SGB flag	Indicates if the game supports SGB functions
0147	Cartridge type	Specifies the hardware used in the cartridge (MBC, battery, rumble, etc.)
0148	ROM size	ROM size and number of banks
0149	RAM size	RAM size and number of banks (if any)
014A	Destination code	Indicates where the product is intended to be marketed
014B	Old licensee code	Specifies the company or publisher of older games
014C	Mask ROM version number	The version number of the game
014D	014D Complement check Contains the checksum across header addresses 0134-014C; game will not ru is incorrect	
014E-014F	E-014F Global checksum Contains a checksum across the entire tridge (except for two bytes); the Gam in reality ignores this value	

#### **SDRAM**

Most games with multiple banks of ROM are too big to be fit onto the DE1-SoC's on-chip RAM. Hence, we had to use the SDRAM to store them. We ran the SDRAM at 16 times the speed of the Game Boy clock and since the column access strobe (CAS) latency is 3, we thought this was fast enough for the Game Boy to read it, but it did not work. We found that the automatic refresh used by the SDRAM might be the culprit. When we want to access the SDRAM and if its refreshing, it would take much longer to get valid data. But the Game Boy expects SRAM behavior; it always wants valid data after a fixed delay. Because we used a 16-times faster clock, we knew exactly when the Game Boy clock will rise. So when the Game Boy clock is about to rise and the data is still not ready yet, we stop the Game Boy clock and wait for the data. So from the Game Boy's point of view, data is always ready before the next clock cycle. The intermittent stop of the clock is not perceivable to the human eye.

#### Memory Bank Controller (MBC)

Bank switching is a technique that increases the amount of usable memory beyond what the processor can address at a time. This allows a system to be configured differently at different times based on need by switching between various banks of memory. For example, in the context of video games, the ROM bank that contains the bitmap of the start screen can be switched out once the game is underway.

Many Game Boy games embed MBC chips in their cartridges to expand the available address space and store larger game content. The most common MBC chips for the Game Boy are MBC1, MBC3, and MBC5, which we all implemented in the project.

#### MBC1

MBC1 is the first MBC chip for the Game Boy and the foundation of newer MBC chips. It contains four registers that control the behavior of the MBC. The ROM bank number is controlled by two registers, so the effective ROM bank number is the concatenation of the 2-bit BANK2 and 5-bit BANK1. Table 2 and Figure 18 depict the memory map and register functions of the MBC1.

Address	Read/Write	Function	Description
0000-3FFF	Read	ROM Bank 00	Contains the 16kB of ROM bank 00 in ROM banking mode or of ROM bank 32×BANK2 in RAM banking mode*
4000-7FFF	Read	ROM Bank 01-7F	Contains any of the other 16kB banks of ROM; however, banks 20h, 40h, 60h cannot be selected
A000-BFFF	Read/Write	RAM Bank 00-03 (if any)	Addresses an external RAM bank (up to 8 kB)
0000-1FFF	Write	RAM Enable	Writing 0Ah enables RAM; 00h disables RAM
2000-3FFF	Write	ROM Bank Number	Selects lower 5 bits of ROM (BANK1); if 20h, 40h, 60h are written, 21h, 41h, 61h are selected respectively
4000-5FFF Write RAM Bank Number/Upper bank number (BAN) bank number (BAN) pending on the ROM		Selects a RAM bank (00-03) or upper two bits of ROM bank number (BANK2), depending on the ROM/RAM mode	
6000-7FFF	Write	ROM/RAM Mode Select	00 = ROM banking mode (max 8kB RAM, 2MB ROM); 01 = RAM banking mode (max 32kB RAM, 512kB ROM)
* As described in [4]; other documentation say this area contains ROM bank 00 only			

Table 2: MBC1 memory map and register description [4, 6]




Figure 18: MBC1 Memory Map [6]

#### MBC3

MBC3 includes a built-in Real Time Clock (RTC) to track time in Game Boy games such as *Harvest Moon* or Game Boy Color games such as *Pokemon Crystal*. The RTC requires an external 32.768 kHz quartz oscillator and battery to tick even when the Game Boy is powered off. There are also four registers that control the data interaction between the cartridge and the Game Boy. Unlike MBC1, MBC3 has independent registers to address ROM and RAM banks in addition to RTC clock counters. Table 3 and Figure 19 illustrate the memory map and register functions of the MBC3.

Address	Read/Write	Function	Description
0000-3FFF	Read	ROM Bank 00	Always contains the 16kB of
0000-31 1 1	rtead	ItOWI Bank 00	ROM bank 00
4000-7FFF	Read	ROM Bank 01-7F	Contains any of the other 16kB banks of ROM; unlike that of MBC1, accessing banks 20h, 40h, 60h is sup-
			ported
A000-BFFF	Read/Write	RAM Bank 00-03 (if any) or RTC Register 08-0C	Addresses an external 8kB RAM bank or RTC register
0000-1FFF	Write	RAM and Timer Enable	Writing 0Ah enables RAM and RTC registers; 00h disables both
2000-3FFF	Write	ROM Bank Number	All 7 bits written form the bank number; however, writing 00 will select bank 01 instead
4000-5FFF	Write	RAM Bank Number/RTC Register Select	Writing 00-07 selects a RAM bank (if any); writing 08-0C will map the RTC register into memory
6000-7FFF	Write	Latch Clock Data	Writing 00 and then 01 will latch the current time into the RTC registers; latched data will not change until 00 $\rightarrow$ 01 is written again

Table 3: MBC3 memory map and register description [6]

#### MBC5

MBC5 supports games with up to 8MB ROM and 128kB RAM. Due to this, its ROM bank number requires 9 bits so two of the four control registers collectively address this. Unlike MBC1, it has separate registers to control RAM and ROM banking. Table 4 and Figure 20 outlines the memory map and register functions of the MBC5.




Figure 19: MBC3 Memory Map [6]

Address	Read/Write	Function	Description
0000-3FFF	Read	ROM Bank 00	Always contains the 16kB of
0000-31 1 1	rteau	ItOM Bank 00	ROM bank 00
			Contains any of the other
4000-7FFF	Read	ROM Bank 00-7F	16kB banks of ROM, includ-
			ing bank 00
A000-BFFF	Read/Write	RAM Bank 00-03 (if any)	Addresses an external 8kB
A000-DFFF	Read/ Wille	RAM Dank 00-03 (ii any)	RAM bank
0000-1FFF	Write	RAM Enable	Writing 0Ah enables RAM;
0000-11 1 1	vviite	IVAM Eliable	00h disables RAM
		Low 8 bits of ROM Bank	Writes the lower 8 bits of the
2000-2FFF	Write	Number	bank number; writing 00 is
		Number	allowed
3000-3FFF	Write	MSB of ROM Bank Number	Writes the 9th bit of the
3000-3F F F	vviite		bank number
		RAM Bank Number	Writing a value between 00-
4000-5FFF	Write		0F selects the corresponding
			RAM bank

Table 4: MBC5 memory map and register description [6]




Figure 20: MBC5 Memory Map [6]

# Results

## **Accuracy Test ROMs**

Gekkio [3] and Blargg [1] developed test ROMs from running them with real Game Boy devices. Our test results are listed in Appendix B. To the best of our knowledge, VerilogBoy [9] is the most recent attempt (apart from ours) to emulate the Game Boy with an FPGA. The other emulators were all written in software.

#### Game ROMs

The ultimate goal of the project is to successfully run games of various ROM and RAM sizes with either MBC1, MBC3, or MBC5 chips. Our Game Boy emulator has ran (but is not limited to) the following game ROMs in Table 5 without any noticeable problem:

Name	ROM	RAM	MBC	External Battery
OH DEMO	128kB	0	MBC1	No
POCKET-DEMO	128kB	0	MBC1	No
POKEMON YELLOW (INT)	1MB	32kB	MBC5	Yes
TETRIS	32kB	0	None	No
POKEMON RED (JP)	1MB	32kB	MBC3	Yes
DMG AGING TEST	32kB	0	None	No
LEGEND OF ZELDA: LINK'S AWAK- ENING	1MB	32kB	MBC5	Yes

Table 5: List of Game Boy games emulated

# **Evaluation**

#### Contribution

Table 6 lists the modules each member contributed to.

Member	Contributed Modules
Nanyu	GB-Z80, MMU, Sound, Timer, PPU, OAM, Cartridge, system integration
Justin	Joypad, Serial, Cartridge, MBC, all software (user space program, joypad device driver)

Table 6: Project contribution

#### **Future Work**

The serial module was planned to be tested by exporting the SIN, SOUT, and SCK ports to GPIOs on the DE1-SoC board, and physically connecting the GPIO pins of both devices with jumper wires. However, this experiment was not carried out, mainly due to not having an extra DE1-SoC board to pair with.

We will improve the accuracy of the Game Boy and pass all the test ROMs. Once that is achieved, we will upgrade it to a Game Boy Color.


## References

- [1] Blargg. Blargg's Game Boy hardware test ROMs. URL: http://gbdev.gg8.se/files/roms/blargg-gb-tests/.
- [2] GameBoy Memory Map. http://gameboy.mongenel.com/dmg/asmmemmap.html.
  Accessed: 2019-08-10.
- [3] Gekkio. A Game Boy research project and emulator written in Rust. URL: https://github.com/Gekkio/mooneye-gb.
- [4] Gekkio. Game Boy: Complete Technical Reference. URL: https://gekkio.fi/files/gb-docs/gbctr.pdf.
- [5] Kevin Horton. Nitty Gritty Gameboy Cycle Timing. URL: http://blog.kevtris.org/blogfiles/Nitty%20Gritty%20Gameboy%20VRAM%20Timing.txt.
- [6] Nintendo. Game Boy Programming Manual Version 1.1. Dec. 3, 1999. URL: https://archive.org/details/GameBoyProgManVer1.1.
- [7] Nitro2k01. Game Boy Development Wiki. URL: https://gbdev.gg8.se/wiki/articles/Main\_Page.
- [8] Top 10 best-selling videogame consoles. https://www.guinnessworldrecords.com/news/2018/12/top-10-best-selling-videogame-consoles-551938. Accessed: 2019-08-10.
- [9] Zephray. A Pi emulating a GameBoy sounds cheap. What about an FPGA? URL: https://github.com/zephray/VerilogBoy.

# Appendices

# Appendix A

Qsys System



# Appendix B

**Accuracy Tests** 

## Blargg's tests

Test	mooneye- gb	BGB	Gambatte	Higan	MESS	VerilogBoy	Ours
cpu instrs	4	4	4	4	4	4	4
dmg sound	×	4	N/A	N/A	N/A	N/A	×
instr timing	4	4	N/A	N/A	N/A	N/A	4
interrupt time	N/A	×	N/A	N/A	N/A	N/A	×
mem timing	N/A	4	N/A	N/A	N/A	N/A	4
mem timing 2	4	4	N/A	N/A	N/A	N/A	4
oam bug	×	×	N/A	N/A	N/A	N/A	×

## Mooneye GB acceptance tests

Test	mooneye- gb	BGB	Gambatte	Higan	MESS	VerilogBoy	Ours
add sp e timing	4	×	Â	ß	4	4	ß
call timing	4	×	4	4	4	<b>4</b>	4
call timing2	4	×	<b>4</b>	4	4	4	4
call cc_timing	4	×	4	4	4	4	4
call cc_timing2	4	×	<b>4</b>	4	4	4	4
di timing GS	4	4	4	4	4	<b>4</b>	4
div timing	4	4	<b>4</b>	4	4	4	4
ei sequence	4	4	4	4	×	<b>4</b>	4
ei timing	4	4	4	4	4	<b>4</b>	4
halt ime0 ei	4	4	4	4	4	<b>4</b>	4
halt ime0 nointr_timing	<u></u>	ß	4	ß	4	×	ß
halt ime1 timing	4	4	4	4	4	4	ß
halt ime1 timing2 GS	4	4	4	4	4	×	ß
if ie registers	4	4	4	4	4	×	4
intr timing	4	4	4	4	4	×	4
jp timing	4	×	4	4	4	<b>4</b>	4
jp cc timing	4	×	4	4	4	<b>4</b>	4
ld hl sp e timing	4	×	4	4	4	4	4
oam dma_restart	4	×	4	ß	4	4	×
oam dma start	4	×	4	4	4	<b>4</b>	4
oam dma timing	<u></u>	×	ß	ß	4	4	×
pop timing	4	×	4	4	4	4	4
push timing	᠘	×	×	₫	4	4	4
rapid di ei	᠘	₫	4	₫	4	4	4
ret timing	4	×	4	4	4	4	₫

Test	mooneye- gb	BGB	Gambatte	Higan	MESS	VerilogBoy	Ours
ret cc timing	ß	×	4	4	4	<b>A</b>	4
reti timing	ß	×	4	4	4	4	4
reti intr timing	ß	4	4	4	4	4	4
rst timing	ß	×	×	4	4	4	4

#### Instructions

Test	mooneye-gb	BGB	Gambatte	Higan	MESS	VerilogBoy	Ours
daa	4	4	4	4	4	4	4

## Interrupt handling

Test	mooneye- gb	BGB	Gambatte	Higan	MESS	VerilogBoy	Ours
ie push	4	×	×	×	×	4	4

#### **OAM DMA**

Test	mooneye- gb	BGB	Gambatte	Higan	MESS	VerilogBoy	Ours
basic	4	₫	4	4	₫	4	₫
reg_read	4	₫	4	×	×	4	4
sources dmgABCmgbS	4	4	×	×	×	×	<u></u>

#### Serial

Test	mooneye- gb	BGB	Gambatte	Higan	MESS	VerilogBoy	Ours
boot sclk align dmgABCmgb	×	4	4	×	×	4	ß

#### PPU

Test	mooneye- gb	BGB	Gambatte	Higan	MESS	VerilogBoy	Ours
hblank ly scx timing GS	4	4	×	×	4	×	×
intr 1 2 timing GS	4	₾	4	4	₫	×	×
intr 2 0 timing	4	4	×	4	₫	×	×
intr 2 mode0 timing	4	4	×	×	4	×	4
intr 2 mode3 timing	ß	4	×	×	᠘	×	ß
intr 2 oam ok timing	4	4	×	×	᠘	×	ß
intr 2 mode0 timing sprites	×	4	×	×	᠘	×	×
lcdon timing dmgABCmgbS	×	4	×	×	×	×	×
lcdon write timing GS	×	ß	×	×	×	×	×
stat irq blocking	×	4	<b>4</b>	×	₫	×	4
stat lyc onoff	×	₫	×	×	×	×	×
vblank stat intr GS	4	4	×	4	ß	×	4

#### **Timer**

Test	mooneye- gb	BGB	Gambatte	Higan	MESS	VerilogBoy	Ours
div write	<b>4</b>	4	×	4	₫	4	4
rapid toggle	ß	4	×	×	4	4	4
tim00 div trigger	ß	4	4	×	4	<b>△</b>	4
tim00	4	4	×	4	₫	4	4
tim01 div trigger	<b>△</b>	4	×	×	4	A	₫
tim01	4	4	4	4	4	4	4
tim10 div trigger	ß	4	×	×	4	A	4
tim10	4	4	×	4	4	4	4
tim11 div trigger	ß	4	×	×	4	<u></u>	4
tim11	4	4	×	4	4	4	4
tima reload	ß	4	×	×	4	<b>△</b>	4
tima write reloading	ß	4	×	×	4	4	4
tma write reloading	ß	4	×	×	ß	4	ß

#### **MBC**

Test	mooneye-gb	BGB	Gambatte	Higan	MESS	VerilogBoy	Ours
MBC1	N/A	4	N/A	N/A	N/A	N/A	4
MBC5	N/A	4	N/A	N/A	N/A	N/A	4

Note: MBC3 test ROM was not created at the time of testing.

## Appendix C

### Source Code

#### C.1 Hardware

```
input logic clk,
14
      input logic rst,
      output logic [15:0] ADDR, // Memory Address Bus
      input logic [7:0] DATA_in, // Input Data Bus
17
      output logic [7:0] DATA_out, // Output Data Bus
      output logic RD, // CPU wants to read data from Memory or IO, active
19
     high
      output logic WR, // CPU holds valid data to be stored in Memory or IO,
      active high
      output logic CPU_HALT, // CPU has executed a HALT instruction and is
     awaiting an interrupt, active high
      input logic [4:0] INTQ, // Interrupt Request, Interrupt will be
     honored at the end of the current instruction
      input logic [4:0] IE // Interrupt Enable
24);
GB_Z80_REG CPU_REG, CPU_REG_NEXT;
27 logic [15:0] ADDR_NEXT;
29 /* Decoder */
30 logic [7:0] INST, INST_NEXT; // Instruction Register
31 logic [4:0] INTQ_INT, INTQ_INT_NEXT;
32 GB_Z80_RISC_OPCODE RISC_OPCODE [0:10];
33 logic [5:0] NUM_Tcnt;
34 logic isCB, isCB_NEXT;
35 logic isINT, isINT_NEXT;
36 logic isPCMEM [0:10];
37 logic [4:0] T_CNT, T_CNT_NEXT;
38 logic [2:0] M_CNT, M_CNT_NEXT;
39 byte cur_risc_num;
41 GB_Z80_DECODER CPU_DECODER(.CPU_OPCODE(INST), .INTQ(INTQ_INT), .isCB(isCB)
     , .isINT(isINT), .RISC_OPCODE(RISC_OPCODE), .NUM_Tcnt(NUM_Tcnt), .
```

```
isPCMEM(isPCMEM),
42
                               .FLAG(CPU_REG.F));
43
44 /* ALU */
45 logic [7:0] ALU_OPD1_L, ALU_OPD2_L, ALU_STATUS, ALU_RESULT_L, ALU_RESULT_H
46 GB_Z80_ALU_OPCODE ALU_OPCODE;
47 GB_Z80_ALU CPU_ALU(.OPD1_L(ALU_OPD1_L), .OPD2_L(ALU_OPD2_L), .OPCODE(
     ALU_OPCODE), .FLAG(CPU_REG.F), .STATUS(ALU_STATUS),
                      .RESULT_L(ALU_RESULT_L), .RESULT_H(ALU_RESULT_H));
49
50 /* Main FSMD */
51 // Main 4 Stages are IF -> DE -> EX -> (MEM)WB
52 // Each takes 1 T cycle
54 typedef enum {CPU_IF, CPU_DE, CPU_DE_CB, CPU_EX_RISC, CPU_WB_RISC}
     CPU_STATE_t;
55 CPU_STATE_t CPU_STATE, CPU_STATE_NEXT;
10 logic RD_NEXT, WR_NEXT;
58 logic EX_done;
61 logic IME, IME_NEXT; // Interrupt Master Enable
63 always_ff @(posedge clk)
64 begin
      /* Power On Reset */
     if (rst)
      begin
67
          CPU_STATE <= CPU_IF;
68
69
          CPU_REG.PC <= 0;</pre>
          CPU_REG.F <= 0;
70
```

```
CPU_REG.T <= 0;
71
            ADDR \leq 0;
72
            if (`NO_BOOT)
73
            begin
74
                 CPU_REG.A <= 8'h01;
                 CPU_REG.F <= 8'hB0;
76
                 CPU_REG.B <= 8'h00;
77
                 CPU_REG.C <= 8'h13;
78
                 CPU_REG.D <= 8'h00;
79
                 CPU_REG.E <= 8'hD8;
80
                 CPU_REG.H <= 8'h01;</pre>
81
                 CPU_REG.L <= 8'h4D;
82
                 CPU_REG.SPh <= 8'hFF;</pre>
                 CPU_REG.SP1 <= 8'hFE;</pre>
84
                 CPU_REG.PC <= 16'h0100;</pre>
85
                 ADDR <= 16'h0100;
86
            end
            RD <= 1; WR <= 0;
88
            T_CNT \le 0; //M_CNT \le 0;
89
            isCB <= 0;
            isINT <= 0;</pre>
91
            IME \leq 0;
92
            INTQ_INT <= 0;</pre>
93
        end
        else
        begin
            CPU_STATE <= CPU_STATE_NEXT;</pre>
97
            CPU_REG <= CPU_REG_NEXT;</pre>
98
            ADDR <= ADDR_NEXT;
99
            RD <= RD_NEXT; WR<= WR_NEXT;
100
            T_CNT <= T_CNT_NEXT; //M_CNT <= M_CNT_NEXT;</pre>
101
102
            isCB <= isCB_NEXT;</pre>
            isINT <= isINT_NEXT;</pre>
103
```

```
INST <= INST_NEXT;</pre>
104
105
            IME <= IME_NEXT;</pre>
            INTQ_INT <= INTQ_INT_NEXT;</pre>
106
       end
107
108
109 end
110
assign M_CNT = (T_CNT - 1) >> 2; // 1 M Cycle for every 4 T cycles
112 assign cur_risc_num = (T_CNT >> 1) - 1 - (isCB << 1) + isINT;</pre>
114 always_comb
115 begin
       CPU_STATE_NEXT = CPU_STATE;
116
       CPU_REG_NEXT = CPU_REG;
117
       ADDR_NEXT = CPU_REG.PC;
118
       isCB_NEXT = isCB;
119
       isINT_NEXT = isINT;
120
       IME_NEXT = IME;
121
       INTQ_INT_NEXT = INTQ_INT;
       RD_NEXT = O; WR_NEXT = O;
123
       DATA_out = 0;
124
       T_CNT_NEXT = T_CNT + 1;
125
       INST_NEXT = INST;
126
       ALU_OPD1_L = 0;
       ALU_OPD2_L = 0;
128
       ALU_OPCODE = ALU_NOP;
129
       CPU_HALT = 0;
130
       unique case (CPU_STATE)
131
            // Instruction Fetch From Memory at PC
132
           CPU_IF :
133
            begin
134
135
                RD_NEXT = 0;
                INST_NEXT = DATA_in;
136
```

```
T_CNT_NEXT = T_CNT + 1;
137
                CPU_STATE_NEXT = CPU_DE;
138
                CPU_REG_NEXT.PC = CPU_REG.PC + 1;
139
            end
140
           CPU_DE :
141
            begin
142
                if ((INST) == 8'hCB && !isCB)
143
                begin
144
                     CPU_STATE_NEXT = CPU_DE_CB;
145
                    isCB_NEXT = 1;
146
                     T_CNT_NEXT = T_CNT + 1;
147
148
                end
                else
149
150
                begin
                     CPU_STATE_NEXT = CPU_EX_RISC;
151
                     T_CNT_NEXT = T_CNT + 1;
152
                end
153
            end
154
            CPU_DE_CB :
155
            begin
156
                if (T_CNT != 3) // CB fetch delay
157
158
                begin
                     T_CNT_NEXT = T_CNT + 1;
159
                     CPU_STATE_NEXT = CPU_DE_CB;
                end
161
                else
162
                begin
163
                     T_CNT_NEXT = T_CNT + 1;
164
                     CPU_STATE_NEXT = CPU_IF;
165
                     RD_NEXT = 1;
166
                end
167
168
            end
169
```

```
CPU_EX_RISC :
170
171
           begin
               T_CNT_NEXT = T_CNT + 1;
172
               CPU_STATE_NEXT = CPU_WB_RISC;
174
               if (isPCMEM[cur_risc_num])
                        CPU_REG_NEXT.PC = CPU_REG.PC + 1;
176
               //if (!IME && (RISC_OPCODE[cur_risc_num] == HALT)) // HALT "
177
      skip" behaviour
               11
178
                          CPU_REG_NEXT.PC = CPU_REG.PC + 1;
179
               case (RISC_OPCODE[cur_risc_num])
180
                   NOP: ; // no operations
181
                   LD_APC, LD_BPC, LD_CPC, LD_DPC, LD_EPC, LD_HPC, LD_LPC,
182
      LD_TPC, LD_XPC, LD_SP1PC, LD_SPhPC, JP_R8, JP_NZR8, JP_ZR8, JP_NCR8,
      JP_CR8: RD_NEXT = 1;
                   LD_ABC: `RD_nn(B, C)
183
                   LD_ADE: `RD_nn(D, E)
184
                   LD_AHL, LD_BHL, LD_CHL, LD_DHL, LD_EHL, LD_HHL, LD_LHL,
185
      LD_THL, ADD_AHL, ADC_AHL, SUB_AHL, SBC_AHL, AND_AHL, XOR_AHL, OR_AHL,
      CP_AHL: `RD_nn(H, L)
                   LD_ATX: `RD_nn(T, X)
186
                   LD_PC1SP, LD_PChSP, LD_BSP, LD_CSP, LD_DSP, LD_ESP, LD_HSP
187
      , LD_LSP, LD_ASP, LD_FSP: `RD_nn(SPh, SPl)
                   LD_AHT: `RD_FFn(T)
188
                   LD_AHC: `RD_FFn(C)
189
190
                   LD_PCSP1, LD_PCSPh: WR_NEXT = 1;
191
                   LD_BCA: `WR_nn(B, C)
192
                   LD_DEA: `WR_nn(D, E)
193
                   LD_HLA, LD_HLB, LD_HLC, LD_HLD, LD_HLE, LD_HLH, LD_HLL,
194
      LD_HLT: `WR_nn(H, L)
                   LD_TXA, LD_TXSPh, LD_TXSPl: `WR_nn(T, X)
195
```

```
LD_SPA, LD_SPB, LD_SPC, LD_SPD, LD_SPE, LD_SPH, LD_SPL,
196
      LD_SPF, LD_SPPCh, LD_SPPCl : `WR_nn(SPh, SPl)
                    LD_HTA: `WR_FFn(T)
197
                    LD_HCA: `WR_FFn(C)
198
                    DI: IME_NEXT = 0;
199
                    LATCH_INTQ: INTQ_INT_NEXT = INTQ;
200
                    RST_IF: begin ADDR_NEXT = 16'hFFOF; WR_NEXT = 1; RD_NEXT =
201
       1; end
                default: ;
202
203
            endcase
           end
204
           CPU_WB_RISC :
205
           begin
206
                if (T_CNT - (isCB << 2) == NUM_Tcnt - 1)</pre>
207
                begin
208
                    T_CNT_NEXT = 0;
209
                    CPU_STATE_NEXT = CPU_IF;
210
211
                    isCB_NEXT = 0;
212
                    RD_NEXT = 1;
213
                    isINT_NEXT = 0;
214
                    INTQ_INT_NEXT = 0;
215
                    if (IME && (INTQ != 5'b00))
216
                    begin
                         CPU_STATE_NEXT = CPU_EX_RISC;
218
                         isINT_NEXT = 1;
219
                    end
220
                    else if ((INTQ == 5'b00) && (RISC_OPCODE[cur_risc_num] ==
221
      HALT)) // Handle HALT
222
                    begin
                         CPU_STATE_NEXT = CPU_WB_RISC;
223
224
                         T_CNT_NEXT = T_CNT;
                         CPU_HALT = 1;
225
```

```
end
226
227
                end
                else
228
                begin
229
                    T_CNT_NEXT = T_CNT + 1;
230
                    CPU_STATE_NEXT = CPU_EX_RISC;
231
                end
232
233
                case (RISC_OPCODE[cur_risc_num])
234
235
                    NOP: ;
                    LD_AA: LD_n_n(A, A)
236
                    LD_AB: LD_n_n(A, B)
237
                    LD_AC: `LD_n_n(A, C)
238
                    LD_AD: LD_n_n(A, D)
239
                    LD_AE: `LD_n_n(A, E)
240
                    LD_AH: LD_n_n(A, H)
241
                    LD_AL: `LD_n_n(A, L)
242
243
                    LD_BA: LD_n_n(B, A)
244
                    LD_BB: `LD_n_n(B, B)
                    LD_BC: `LD_n_n(B, C)
246
                    LD_BD: LD_n_n(B, D)
247
                    LD_BE: `LD_n_n(B, E)
248
                    LD_BH: LD_n_n(B, H)
                    LD_BL: `LD_n_n(B, L)
250
251
                    LD_CA: `LD_n_n(C, A)
252
                    LD_CB: `LD_n_n(C, B)
253
                    LD_CC: LD_n_n(C, C)
254
                    LD_CD: LD_n_n(C, D)
255
                    LD_CE: `LD_n_n(C, E)
256
                    LD_CH: LD_n_n(C, H)
257
                    LD_CL: `LD_n_n(C, L)
258
```

```
259
                    LD_DA: LD_n_n(D, A)
260
                    LD_DB: `LD_n_n(D, B)
261
                    LD_DC: `LD_n_n(D, C)
262
                    LD_DD: LD_n_n(D, D)
263
                    LD_DE: `LD_n_n(D, E)
264
                    LD_DH: LD_n_n(D, H)
265
                    LD_DL: `LD_n_n(D, L)
266
267
                    LD_EA: LD_n_n(E, A)
268
                    LD_EB: `LD_n_n(E, B)
269
                    LD_EC: LD_n_n(E, C)
                    LD_ED: `LD_n_n(E, D)
271
                    LD_EE: `LD_n_n(E, E)
272
                    LD_EH: `LD_n_n(E, H)
273
                    LD_EL: `LD_n_n(E, L)
274
275
                    LD_HA: LD_n_n(H, A)
276
                    LD_HB: `LD_n_n(H, B)
277
                    LD_HC: `LD_n_n(H, C)
                    LD_HD: LD_n_n(H, D)
279
                    LD_HE: LD_n_n(H, E)
280
                    LD_HH: `LD_n_n(H, H)
281
                    LD_HL: `LD_n_n(H, L)
283
                    LD_LA: LD_n_n(L, A)
                    LD_LB: `LD_n_n(L, B)
285
                    LD_LC: `LD_n_n(L, C)
286
                    LD_LD: `LD_n_n(L, D)
287
                    LD_LE: `LD_n_n(L, E)
                    LD_LH: `LD_n_n(L, H)
289
                    LD_LL: `LD_n_n(L, L)
290
291
```

```
LD_PCHL: CPU_REG_NEXT.PC = {CPU_REG.H, CPU_REG.L};
292
293
                   LD_SPHL: {CPU_REG_NEXT.SPh, CPU_REG_NEXT.SPl} = {CPU_REG.H
294
      , CPU_REG.L};
295
                   LD_APC, LD_AHL, LD_ABC, LD_ADE, LD_ASP, LD_AHT, LD_AHC,
296
      LD_ATX: CPU_REG_NEXT.A = DATA_in;
                   LD_BPC, LD_BHL, LD_BSP: CPU_REG_NEXT.B = DATA_in;
297
                   LD_CPC, LD_CHL, LD_CSP: CPU_REG_NEXT.C = DATA_in;
298
                   LD_DPC, LD_DHL, LD_DSP: CPU_REG_NEXT.D = DATA_in;
299
                   LD_EPC, LD_EHL, LD_ESP: CPU_REG_NEXT.E = DATA_in;
300
                   LD_HPC, LD_HHL, LD_HSP: CPU_REG_NEXT.H = DATA_in;
301
                   LD_LPC, LD_LHL, LD_LSP: CPU_REG_NEXT.L = DATA_in;
302
                   LD_FSP: CPU_REG_NEXT.F = DATA_in;
303
                   LD_TPC: CPU_REG_NEXT.T = DATA_in;
304
                   LD_XPC: CPU_REG_NEXT.X = DATA_in;
305
                   LD_SP1PC: CPU_REG_NEXT.SP1 = DATA_in;
306
                   LD_SPhPC: CPU_REG_NEXT.SPh = DATA_in;
307
                   LD_THL: CPU_REG_NEXT.T = DATA_in;
308
                   LD_PC1SP: CPU_REG_NEXT.PC = {CPU_REG.PC[15:8], DATA_in};
309
                   LD_PChSP: CPU_REG_NEXT.PC = {DATA_in, CPU_REG.PC[7:0]};
310
311
312
                   LD_BCA, LD_DEA, LD_HLA, LD_SPA, LD_HTA, LD_HCA, LD_TXA:
314
      DATA_out = CPU_REG.A;
                   LD_HLB, LD_SPB: DATA_out = CPU_REG.B;
315
                   LD_HLC, LD_SPC: DATA_out = CPU_REG.C;
316
                   LD_HLD, LD_SPD: DATA_out = CPU_REG.D;
317
                   LD_HLE, LD_SPE: DATA_out = CPU_REG.E;
318
                   LD_HLH, LD_SPH: DATA_out = CPU_REG.H;
319
320
                   LD_HLL, LD_SPL: DATA_out = CPU_REG.L;
                   LD_SPF: DATA_out = CPU_REG.F;
321
```

```
LD_HLT: DATA_out = CPU_REG.T;
322
                    LD_PCSP1, LD_TXSP1: DATA_out = CPU_REG.SP1;
323
                    LD_PCSPh, LD_TXSPh: DATA_out = CPU_REG.SPh;
324
                    LD_SPPCh: DATA_out = CPU_REG.PC[15:8];
325
                    LD_SPPC1: DATA_out = CPU_REG.PC[7:0];
326
327
                    LD_HL_SPR8: `LD_HL_SPR8
328
329
                    INC_BC : `INC_nn(B, C)
330
                    DEC_BC : `DEC_nn(B, C)
331
                    INC_DE : `INC_nn(D, E)
332
                    DEC_DE : `DEC_nn(D, E)
333
                    INC_HL : `INC_nn(H, L)
334
335
                    DEC_HL : `DEC_nn(H, L)
                    INC_TX : `INC_nn(T, X)
336
                    DEC_TX : `DEC_nn(T, X)
337
                    INC_SP : `INC_nn(SPh, SPl)
338
                    DEC_SP : `DEC_nn(SPh, SPl)
339
                    INC_A : `INC_n(A)
340
                    DEC_A : `DEC_n(A)
341
                    INC_B : `INC_n(B)
342
                    DEC_B : `DEC_n(B)
343
                    INC_C : `INC_n(C)
344
                    DEC_C : `DEC_n(C)
                    INC_D : `INC_n(D)
346
                    DEC_D : `DEC_n(D)
347
                    INC_E : `INC_n(E)
348
                    DEC_E : `DEC_n(E)
349
                    INC_H : `INC_n(H)
350
                    DEC_H : `DEC_n(H)
351
                    INC_L : `INC_n(L)
352
353
                    DEC_L : `DEC_n(L)
                    INC_T : `INC_n(T)
354
```

```
DEC_T : `DEC_n(T)
355
356
                    RLC_A : `SHIFTER_op_n(RLC, A)
357
                    RLC_B : `SHIFTER_op_n(RLC, B)
358
                    RLC_C : `SHIFTER_op_n(RLC, C)
359
                    RLC_D : `SHIFTER_op_n(RLC, D)
360
                    RLC_E : `SHIFTER_op_n(RLC, E)
361
                    RLC_H : `SHIFTER_op_n(RLC, H)
362
                    RLC_L : `SHIFTER_op_n(RLC, L)
363
364
                    RLC_T : `SHIFTER_op_n(RLC, T)
365
366
                    RRC_A : `SHIFTER_op_n(RRC, A)
                    RRC_B : `SHIFTER_op_n(RRC, B)
367
368
                    RRC_C : `SHIFTER_op_n(RRC, C)
                    RRC_D : `SHIFTER_op_n(RRC, D)
369
                    RRC_E : `SHIFTER_op_n(RRC, E)
370
                    RRC_H : `SHIFTER_op_n(RRC, H)
371
                    RRC_L : `SHIFTER_op_n(RRC, L)
372
                    RRC_T : `SHIFTER_op_n(RRC, T)
373
                    RR_A : `SHIFTER_op_n(RR, A)
375
376
                    RR_B : `SHIFTER_op_n(RR, B)
                    RR_C : `SHIFTER_op_n(RR, C)
377
                    RR_D : `SHIFTER_op_n(RR, D)
                    RR_E : `SHIFTER_op_n(RR, E)
379
                    RR_H : `SHIFTER_op_n(RR, H)
380
                    RR_L : `SHIFTER_op_n(RR, L)
381
382
                    RR_T : `SHIFTER_op_n(RR, T)
383
                    RL_A : `SHIFTER_op_n(RL, A)
384
                    RL_B : `SHIFTER_op_n(RL, B)
385
386
                    RL_C : `SHIFTER_op_n(RL, C)
                    RL_D : `SHIFTER_op_n(RL, D)
387
```

```
RL_E : `SHIFTER_op_n(RL, E)
388
                    RL_H : `SHIFTER_op_n(RL, H)
389
                    RL_L : `SHIFTER_op_n(RL, L)
390
                    RL_T : `SHIFTER_op_n(RL, T)
391
392
                    SRA_A : `SHIFTER_op_n(SRA, A)
393
                    SRA_B : `SHIFTER_op_n(SRA, B)
394
                    SRA_C : `SHIFTER_op_n(SRA, C)
395
                    SRA_D : `SHIFTER_op_n(SRA, D)
396
397
                    SRA_E : `SHIFTER_op_n(SRA, E)
                    SRA_H : `SHIFTER_op_n(SRA, H)
398
                    SRA_L : `SHIFTER_op_n(SRA, L)
399
                    SRA_T : `SHIFTER_op_n(SRA, T)
400
401
                    SLA_A : `SHIFTER_op_n(SLA, A)
402
                    SLA_B : `SHIFTER_op_n(SLA, B)
                    SLA_C : `SHIFTER_op_n(SLA, C)
404
                    SLA_D : `SHIFTER_op_n(SLA, D)
405
                    SLA_E : `SHIFTER_op_n(SLA, E)
406
                    SLA_H : `SHIFTER_op_n(SLA, H)
407
                    SLA_L : `SHIFTER_op_n(SLA, L)
408
409
                    SLA_T : `SHIFTER_op_n(SLA, T)
410
                    SWAP_A : `SHIFTER_op_n(SWAP, A)
                    SWAP_B : `SHIFTER_op_n(SWAP, B)
412
                    SWAP_C : `SHIFTER_op_n(SWAP, C)
                    SWAP_D : `SHIFTER_op_n(SWAP, D)
414
                    SWAP_E : `SHIFTER_op_n(SWAP, E)
415
                    SWAP_H : `SHIFTER_op_n(SWAP, H)
416
                    SWAP_L : `SHIFTER_op_n(SWAP, L)
417
                    SWAP_T : `SHIFTER_op_n(SWAP, T)
418
419
                    SRL_A : `SHIFTER_op_n(SRL, A)
420
```

```
SRL_B : `SHIFTER_op_n(SRL, B)
421
422
                    SRL_C : `SHIFTER_op_n(SRL, C)
                    SRL_D : `SHIFTER_op_n(SRL, D)
423
                    SRL_E : `SHIFTER_op_n(SRL, E)
424
                    SRL_H : `SHIFTER_op_n(SRL, H)
425
                    SRL_L : `SHIFTER_op_n(SRL, L)
426
                    SRL_T : `SHIFTER_op_n(SRL, T)
427
428
429
430
                    ADD_AA: `ALU_A_op_n(ADD, A)
431
                    ADD_AB: `ALU_A_op_n(ADD, B)
432
                    ADD_AC: `ALU_A_op_n(ADD, C)
433
                    ADD_AD: `ALU_A_op_n(ADD, D)
434
                    ADD_AE: `ALU_A_op_n(ADD, E)
435
                    ADD_AH: `ALU_A_op_n(ADD, H)
436
                    ADD_AL: `ALU_A_op_n(ADD, L)
437
                    ADD_AT: `ALU_A_op_n(ADD, T)
438
                    ADD_AHL: `ALU_A_op_Data_in(ADD)
439
                    ADD_SPT: `ADD_SPT
441
442
                    ADC_AA: `ALU_A_op_n(ADC, A)
443
                    ADC_AB: `ALU_A_op_n(ADC, B)
                    ADC_AC: `ALU_A_op_n(ADC, C)
445
                    ADC_AD: `ALU_A_op_n(ADC, D)
                    ADC_AE: `ALU_A_op_n(ADC, E)
447
                    ADC_AH: `ALU_A_op_n(ADC, H)
448
                    ADC_AL: `ALU_A_op_n(ADC, L)
449
                    ADC_AT: `ALU_A_op_n(ADC, T)
450
                    ADC_AHL: `ALU_A_op_Data_in(ADC)
451
452
                    SUB_AA: `ALU_A_op_n(SUB, A)
453
```

```
SUB_AB: `ALU_A_op_n(SUB, B)
454
                    SUB_AC: `ALU_A_op_n(SUB, C)
455
                    SUB_AD: `ALU_A_op_n(SUB, D)
456
                    SUB_AE: `ALU_A_op_n(SUB, E)
457
                    SUB_AH: `ALU_A_op_n(SUB, H)
458
                    SUB_AL: `ALU_A_op_n(SUB, L)
459
                    SUB_AT: `ALU_A_op_n(SUB, T)
460
                    SUB_AHL: `ALU_A_op_Data_in(SUB)
461
462
463
                    SBC_AA: `ALU_A_op_n(SBC, A)
                    SBC_AB: `ALU_A_op_n(SBC, B)
464
                    SBC_AC: `ALU_A_op_n(SBC, C)
465
                    SBC_AD: `ALU_A_op_n(SBC, D)
466
                    SBC_AE: `ALU_A_op_n(SBC, E)
467
                    SBC_AH: `ALU_A_op_n(SBC, H)
468
                    SBC_AL: `ALU_A_op_n(SBC, L)
469
                    SBC_AT: `ALU_A_op_n(SBC, T)
470
                    SBC_AHL: `ALU_A_op_Data_in(SBC)
471
472
                    AND_AA: `ALU_A_op_n(AND, A)
473
                    AND_AB: `ALU_A_op_n(AND, B)
474
475
                    AND_AC: `ALU_A_op_n(AND, C)
                    AND_AD: `ALU_A_op_n(AND, D)
476
                    AND_AE: `ALU_A_op_n(AND, E)
                    AND_AH: `ALU_A_op_n(AND, H)
478
                    AND_AL: `ALU_A_op_n(AND, L)
479
                    AND_AT: `ALU_A_op_n(AND, T)
480
                    AND_AHL: `ALU_A_op_Data_in(AND)
481
482
                    XOR_AA: `ALU_A_op_n(XOR, A)
483
                    XOR_AB: `ALU_A_op_n(XOR, B)
484
485
                    XOR_AC: `ALU_A_op_n(XOR, C)
                    XOR_AD: `ALU_A_op_n(XOR, D)
486
```

```
XOR_AE: `ALU_A_op_n(XOR, E)
487
                    XOR_AH: `ALU_A_op_n(XOR, H)
488
                    XOR_AL: `ALU_A_op_n(XOR, L)
489
                    XOR_AT: `ALU_A_op_n(XOR, T)
490
                    XOR_AHL: `ALU_A_op_Data_in(XOR)
491
492
                    OR_AA: `ALU_A_op_n(OR, A)
493
                    OR_AB: `ALU_A_op_n(OR, B)
494
                    OR_AC: `ALU_A_op_n(OR, C)
495
496
                    OR_AD: `ALU_A_op_n(OR, D)
                    OR_AE: `ALU_A_op_n(OR, E)
497
                    OR_AH: `ALU_A_op_n(OR, H)
498
                    OR_AL: `ALU_A_op_n(OR, L)
499
500
                    OR_AT: `ALU_A_op_n(OR, T)
                    OR_AHL: `ALU_A_op_Data_in(OR)
501
502
                    CP_AA: `ALU_op_n(CP, A)
503
                    CP_AB: `ALU_op_n(CP, B)
504
                    CP_AC: `ALU_op_n(CP, C)
505
                    CP_AD: `ALU_op_n(CP, D)
506
                    CP_AE: `ALU_op_n(CP, E)
507
                    CP_AH: `ALU_op_n(CP, H)
508
                    CP_AL: `ALU_op_n(CP, L)
509
                    CP_AT: `ALU_op_n(CP, T)
                    CP_AHL: `ALU_op_Data_in(CP)
511
512
                    ADD_LC: `ADDL_n(C)
513
                    ADD_LE: `ADDL_n(E)
514
                    ADD_LL: `ADDL_n(L)
515
                    ADD_LSP1: `ADDL_n(SP1)
516
                    ADC_HB: `ADCH_n(B)
517
                    ADC_HD: `ADCH_n(D)
518
                    ADC_HH: `ADCH_n(H)
519
```

```
ADC_HSPh: `ADCH_n(SPh)
520
521
                   DAA: `DAA
                   CPL: begin CPU_REG_NEXT.A = CPU_REG.A ^ 8'hFF;
523
      CPU_REG_NEXT.F = CPU_REG.F | 8'b0110_0000; end// invert all bits in A
                   SCF: CPU_REG_NEXT.F = {CPU_REG.F[7], 3'b001, CPU_REG.F
524
      [3:0]}; // set carry flag
                   CCF: CPU_REG_NEXT.F = {CPU_REG.F[7], 2'b00, ~CPU_REG.F[4],
525
       CPU_REG.F[3:0]}; // compliment carry flag
526
                   JP_R8: CPU_REG_NEXT.PC = `DO_JPR8;
527
                   JP_NZR8 : CPU_REG_NEXT.PC = CPU_REG.F[7] ? CPU_REG.PC :
528
      `DO_JPR8;
529
                   JP_ZR8 : CPU_REG_NEXT.PC = CPU_REG.F[7] ? `DO_JPR8 :
      CPU_REG.PC;
                   JP_NCR8 : CPU_REG_NEXT.PC = CPU_REG.F[4] ? CPU_REG.PC :
530
      `DO_JPR8;
                   JP_CR8 : CPU_REG_NEXT.PC = CPU_REG.F[4] ? `DO_JPR8 :
531
      CPU_REG.PC;
                   JP_TX : CPU_REG_NEXT.PC = {CPU_REG.T, CPU_REG.X};
533
                   JP_Z_TX : CPU_REG_NEXT.PC = CPU_REG.F[7] ? {CPU_REG.T,
534
      CPU_REG.X} : CPU_REG.PC ;
                   JP_NZ_TX : CPU_REG_NEXT.PC = CPU_REG.F[7] ? CPU_REG.PC : {
      CPU_REG.T, CPU_REG.X};
                   JP_C_TX : CPU_REG_NEXT.PC = CPU_REG.F[4] ? {CPU_REG.T,
536
      CPU_REG.X} : CPU_REG.PC ;
                   JP_NC_TX : CPU_REG_NEXT.PC = CPU_REG.F[4] ? CPU_REG.PC : {
537
      CPU_REG.T, CPU_REG.X};
538
                   RST_00 : CPU_REG_NEXT.PC = {8'h00, 8'h00};
                   RST_08 : CPU_REG_NEXT.PC = {8'h00, 8'h08};
540
                   RST_10 : CPU_REG_NEXT.PC = \{8'h00, 8'h10\};
541
```

```
RST_18 : CPU_REG_NEXT.PC = \{8'h00, 8'h18\};
                    RST_{20} : CPU_{REG_{NEXT.PC}} = \{8'hoo, 8'h20\};
543
                    RST_28 : CPU_REG_NEXT.PC = \{8'h00, 8'h28\};
544
                     RST_{30} : CPU_{REG_NEXT.PC} = \{8'h00, 8'h30\};
545
                    RST_38 : CPU_REG_NEXT.PC = \{8'h00, 8'h38\};
546
                    RST_{40} : CPU_{REG_NEXT.PC} = \{8'h00, 8'h40\};
547
                    RST_{48} : CPU_{REG_NEXT.PC} = \{8'h00, 8'h48\};
548
                    RST_{50} : CPU_{REG_NEXT.PC} = \{8'h00, 8'h50\};
549
                    RST_58 : CPU_REG_NEXT.PC = \{8'h00, 8'h58\};
551
                    RST_{60} : CPU_{REG_{NEXT.PC}} = \{8'h00, 8'h60\};
552
                     BITO_A: `ALU_BIT_b_n(0, A)
                    BIT1_A: `ALU_BIT_b_n(1, A)
554
                    BIT2_A: `ALU_BIT_b_n(2, A)
                    BIT3_A: `ALU_BIT_b_n(3, A)
556
                    BIT4_A: `ALU_BIT_b_n(4, A)
557
                    BIT5_A: ALU_BIT_b_n(5, A)
558
                    BIT6_A: ALU_BIT_b_n(6, A)
559
                    BIT7_A: `ALU_BIT_b_n(7, A)
560
561
                    BITO_B: `ALU_BIT_b_n(0, B)
562
563
                     BIT1_B: ALU_BIT_b_n(1, B)
                    BIT2_B: `ALU_BIT_b_n(2, B)
564
                     BIT3_B: `ALU_BIT_b_n(3, B)
565
                    BIT4_B: `ALU_BIT_b_n(4, B)
566
                     BIT5_B: `ALU_BIT_b_n(5, B)
567
                    BIT6_B: `ALU_BIT_b_n(6, B)
568
                     BIT7_B: ALU_BIT_b_n(7, B)
569
                     BITO_C: `ALU_BIT_b_n(0, C)
571
                    BIT1_C: `ALU_BIT_b_n(1, C)
572
573
                     BIT2_C: `ALU_BIT_b_n(2, C)
                     BIT3_C: `ALU_BIT_b_n(3, C)
574
```

```
BIT4_C: `ALU_BIT_b_n(4, C)
                    BIT5_C: `ALU_BIT_b_n(5, C)
576
                    BIT6_C: `ALU_BIT_b_n(6, C)
577
                    BIT7_C: `ALU_BIT_b_n(7, C)
578
579
                    BITO_D: `ALU_BIT_b_n(0, D)
580
                    BIT1_D: `ALU_BIT_b_n(1, D)
581
                    BIT2_D: `ALU_BIT_b_n(2, D)
582
                    BIT3_D: `ALU_BIT_b_n(3, D)
583
                    BIT4_D: `ALU_BIT_b_n(4, D)
584
                    BIT5_D: `ALU_BIT_b_n(5, D)
585
                    BIT6_D: `ALU_BIT_b_n(6, D)
586
                    BIT7_D: ALU_BIT_b_n(7, D)
587
588
                    BITO_E: `ALU_BIT_b_n(0, E)
589
                    BIT1_E: `ALU_BIT_b_n(1, E)
590
                    BIT2_E: `ALU_BIT_b_n(2, E)
591
                    BIT3_E: `ALU_BIT_b_n(3, E)
592
                    BIT4_E: `ALU_BIT_b_n(4, E)
593
                    BIT5_E: `ALU_BIT_b_n(5, E)
594
                    BIT6_E: `ALU_BIT_b_n(6, E)
                    BIT7_E: `ALU_BIT_b_n(7, E)
596
597
                    BITO_H: `ALU_BIT_b_n(0, H)
598
                    BIT1_H: `ALU_BIT_b_n(1, H)
599
                    BIT2_H: `ALU_BIT_b_n(2, H)
600
                    BIT3_H: `ALU_BIT_b_n(3, H)
601
                    BIT4_H: `ALU_BIT_b_n(4, H)
602
                    BIT5_H: `ALU_BIT_b_n(5, H)
603
                    BIT6_H: `ALU_BIT_b_n(6, H)
604
                    BIT7_H: `ALU_BIT_b_n(7, H)
605
606
                    BITO_L: `ALU_BIT_b_n(0, L)
607
```

```
BIT1_L: `ALU_BIT_b_n(1, L)
608
                    BIT2_L: `ALU_BIT_b_n(2, L)
609
                    BIT3_L: `ALU_BIT_b_n(3, L)
610
                    BIT4_L: `ALU_BIT_b_n(4, L)
611
                    BIT5_L: `ALU_BIT_b_n(5, L)
612
                    BIT6_L: `ALU_BIT_b_n(6, L)
613
                    BIT7_L: `ALU_BIT_b_n(7, L)
614
615
                    BITO_T: `ALU_BIT_b_n(0, T)
616
617
                    BIT1_T: `ALU_BIT_b_n(1, T)
                    BIT2_T: `ALU_BIT_b_n(2, T)
618
                    BIT3_T: `ALU_BIT_b_n(3, T)
619
                    BIT4_T: `ALU_BIT_b_n(4, T)
620
                    BIT5_T: `ALU_BIT_b_n(5, T)
621
                    BIT6_T: `ALU_BIT_b_n(6, T)
622
                    BIT7_T: `ALU_BIT_b_n(7, T)
623
624
                    RESO_A: `ALU_SETRST_op_b_n (RES, 0, A)
625
                    RES1_A: `ALU_SETRST_op_b_n(RES, 1, A)
626
                    RES2_A: `ALU_SETRST_op_b_n(RES, 2, A)
627
                    RES3_A: `ALU_SETRST_op_b_n(RES, 3, A)
628
629
                    RES4_A: `ALU_SETRST_op_b_n(RES, 4, A)
                    RES5_A: `ALU_SETRST_op_b_n(RES, 5, A)
630
                    RES6_A: `ALU_SETRST_op_b_n(RES, 6, A)
                    RES7_A: `ALU_SETRST_op_b_n(RES, 7, A)
632
633
                    RESO_B: `ALU_SETRST_op_b_n(RES, 0, B)
634
                    RES1_B: `ALU_SETRST_op_b_n(RES, 1, B)
635
                    RES2_B: `ALU_SETRST_op_b_n(RES, 2, B)
636
                    RES3_B: `ALU_SETRST_op_b_n(RES, 3, B)
637
                    RES4_B: `ALU_SETRST_op_b_n(RES, 4, B)
638
639
                    RES5_B: `ALU_SETRST_op_b_n(RES, 5, B)
                    RES6_B: `ALU_SETRST_op_b_n(RES, 6, B)
640
```

```
RES7_B: `ALU_SETRST_op_b_n(RES, 7, B)
641
642
                    RESO_C: `ALU_SETRST_op_b_n (RES, 0, C)
643
                    RES1_C: `ALU_SETRST_op_b_n(RES, 1, C)
644
                    RES2_C: `ALU_SETRST_op_b_n(RES, 2, C)
645
                    RES3_C: `ALU_SETRST_op_b_n(RES, 3, C)
646
                   RES4_C: `ALU_SETRST_op_b_n(RES, 4, C)
647
                    RES5_C: `ALU_SETRST_op_b_n(RES, 5, C)
648
                    RES6_C: `ALU_SETRST_op_b_n(RES, 6, C)
649
650
                    RES7_C: `ALU_SETRST_op_b_n(RES, 7, C)
651
                    RESO_D: `ALU_SETRST_op_b_n(RES, 0, D)
652
                    RES1_D: `ALU_SETRST_op_b_n(RES, 1, D)
653
                    RES2_D: `ALU_SETRST_op_b_n(RES, 2, D)
654
                   RES3_D: `ALU_SETRST_op_b_n(RES, 3, D)
655
                    RES4_D: `ALU_SETRST_op_b_n(RES, 4, D)
656
                    RES5_D: `ALU_SETRST_op_b_n(RES, 5, D)
657
                    RES6_D: `ALU_SETRST_op_b_n(RES, 6, D)
658
                    RES7_D: `ALU_SETRST_op_b_n(RES, 7, D)
659
                   RESO_E: `ALU_SETRST_op_b_n(RES, 0, E)
661
662
                    RES1_E: `ALU_SETRST_op_b_n(RES, 1, E)
                   RES2_E: `ALU_SETRST_op_b_n(RES, 2, E)
663
                    RES3_E: `ALU_SETRST_op_b_n(RES, 3, E)
                    RES4_E: `ALU_SETRST_op_b_n(RES, 4, E)
665
                    RES5_E: `ALU_SETRST_op_b_n(RES, 5, E)
666
                    RES6_E: `ALU_SETRST_op_b_n(RES, 6, E)
667
668
                    RES7_E: `ALU_SETRST_op_b_n(RES, 7, E)
669
                    RESO_H: `ALU_SETRST_op_b_n(RES, 0, H)
                    RES1_H: `ALU_SETRST_op_b_n(RES, 1, H)
671
672
                    RES2_H: `ALU_SETRST_op_b_n(RES, 2, H)
                    RES3_H: `ALU_SETRST_op_b_n(RES, 3, H)
673
```

```
RES4_H: `ALU_SETRST_op_b_n(RES, 4, H)
674
                    RES5_H: `ALU_SETRST_op_b_n(RES, 5, H)
675
                    RES6_H: `ALU_SETRST_op_b_n(RES, 6, H)
676
                    RES7_H: `ALU_SETRST_op_b_n(RES, 7, H)
677
678
                    RESO_L: `ALU_SETRST_op_b_n(RES, 0, L)
679
                    RES1_L: `ALU_SETRST_op_b_n(RES, 1, L)
680
                    RES2_L: `ALU_SETRST_op_b_n(RES, 2, L)
681
                    RES3_L: `ALU_SETRST_op_b_n(RES, 3, L)
682
683
                    RES4_L: `ALU_SETRST_op_b_n(RES, 4, L)
                    RES5_L: `ALU_SETRST_op_b_n(RES, 5, L)
684
                    RES6_L: `ALU_SETRST_op_b_n(RES, 6, L)
685
                    RES7_L: `ALU_SETRST_op_b_n(RES, 7, L)
686
687
                   RESO_T: `ALU_SETRST_op_b_n(RES, 0, T)
688
                    RES1_T: `ALU_SETRST_op_b_n(RES, 1, T)
689
                    RES2_T: `ALU_SETRST_op_b_n(RES, 2, T)
690
                    RES3_T: `ALU_SETRST_op_b_n(RES, 3, T)
691
                    RES4_T: `ALU_SETRST_op_b_n(RES, 4, T)
692
                    RES5_T: `ALU_SETRST_op_b_n(RES, 5, T)
                    RES6_T: `ALU_SETRST_op_b_n(RES, 6, T)
694
695
                    RES7_T: `ALU_SETRST_op_b_n(RES, 7, T)
696
                    SETO_A: `ALU_SETRST_op_b_n(SET, 0, A)
                    SET1_A: `ALU_SETRST_op_b_n(SET, 1, A)
698
                    SET2_A: `ALU_SETRST_op_b_n(SET, 2, A)
699
                    SET3_A: `ALU_SETRST_op_b_n(SET, 3, A)
700
                    SET4_A: `ALU_SETRST_op_b_n(SET, 4, A)
701
                    SET5_A: `ALU_SETRST_op_b_n(SET, 5, A)
702
                    SET6_A: `ALU_SETRST_op_b_n(SET, 6, A)
703
                    SET7_A: `ALU_SETRST_op_b_n(SET, 7, A)
704
705
                    SETO_B: `ALU_SETRST_op_b_n(SET, 0, B)
706
```

```
SET1_B: `ALU_SETRST_op_b_n(SET, 1, B)
707
                    SET2_B: `ALU_SETRST_op_b_n(SET, 2, B)
708
                    SET3_B: `ALU_SETRST_op_b_n(SET, 3, B)
709
                    SET4_B: `ALU_SETRST_op_b_n(SET, 4, B)
710
                    SET5_B: `ALU_SETRST_op_b_n(SET, 5, B)
711
                    SET6_B: `ALU_SETRST_op_b_n(SET, 6, B)
712
                   SET7_B: `ALU_SETRST_op_b_n(SET, 7, B)
713
714
                    SETO_C: `ALU_SETRST_op_b_n(SET, 0, C)
715
716
                    SET1_C: `ALU_SETRST_op_b_n(SET, 1, C)
                    SET2_C: `ALU_SETRST_op_b_n(SET, 2, C)
717
                    SET3_C: `ALU_SETRST_op_b_n(SET, 3, C)
718
                    SET4_C: `ALU_SETRST_op_b_n(SET, 4, C)
719
                    SET5_C: `ALU_SETRST_op_b_n(SET, 5, C)
720
                   SET6_C: `ALU_SETRST_op_b_n(SET, 6, C)
721
                    SET7_C: `ALU_SETRST_op_b_n(SET, 7, C)
722
723
                    SETO_D: `ALU_SETRST_op_b_n(SET, 0, D)
724
                    SET1_D: `ALU_SETRST_op_b_n(SET, 1, D)
725
                    SET2_D: `ALU_SETRST_op_b_n(SET, 2, D)
726
                    SET3_D: `ALU_SETRST_op_b_n(SET, 3, D)
727
                    SET4_D: `ALU_SETRST_op_b_n(SET, 4, D)
728
                    SET5_D: `ALU_SETRST_op_b_n(SET, 5, D)
729
                    SET6_D: `ALU_SETRST_op_b_n(SET, 6, D)
730
                    SET7_D: `ALU_SETRST_op_b_n(SET, 7, D)
731
732
                    SETO_E: `ALU_SETRST_op_b_n(SET, 0, E)
733
                    SET1_E: `ALU_SETRST_op_b_n(SET, 1, E)
734
                    SET2_E: `ALU_SETRST_op_b_n(SET, 2, E)
735
                    SET3_E: `ALU_SETRST_op_b_n(SET, 3, E)
736
                    SET4_E: `ALU_SETRST_op_b_n(SET, 4, E)
737
                    SET5_E: `ALU_SETRST_op_b_n(SET, 5, E)
738
                    SET6_E: `ALU_SETRST_op_b_n(SET, 6, E)
```

```
SET7_E: `ALU_SETRST_op_b_n(SET, 7, E)
740
741
                    SETO_H: `ALU_SETRST_op_b_n(SET, 0, H)
742
                    SET1_H: `ALU_SETRST_op_b_n(SET, 1, H)
743
                    SET2_H: `ALU_SETRST_op_b_n(SET, 2, H)
744
                    SET3_H: `ALU_SETRST_op_b_n(SET, 3, H)
745
                    SET4_H: `ALU_SETRST_op_b_n(SET, 4, H)
746
                    SET5_H: `ALU_SETRST_op_b_n(SET, 5, H)
747
                    SET6_H: `ALU_SETRST_op_b_n(SET, 6, H)
748
749
                    SET7_H: `ALU_SETRST_op_b_n(SET, 7, H)
750
                    SETO_L: `ALU_SETRST_op_b_n(SET, 0, L)
751
                    SET1_L: `ALU_SETRST_op_b_n(SET, 1, L)
752
                    SET2_L: `ALU_SETRST_op_b_n(SET, 2, L)
753
                    SET3_L: `ALU_SETRST_op_b_n(SET, 3, L)
754
                    SET4_L: `ALU_SETRST_op_b_n(SET, 4, L)
755
                    SET5_L: `ALU_SETRST_op_b_n(SET, 5, L)
756
                    SET6_L: `ALU_SETRST_op_b_n(SET, 6, L)
757
                    SET7_L: `ALU_SETRST_op_b_n(SET, 7, L)
758
759
                    SETO_T: `ALU_SETRST_op_b_n(SET, 0, T)
760
761
                    SET1_T: `ALU_SETRST_op_b_n(SET, 1, T)
                    SET2_T: `ALU_SETRST_op_b_n(SET, 2, T)
762
                    SET3_T: `ALU_SETRST_op_b_n(SET, 3, T)
                    SET4_T: `ALU_SETRST_op_b_n(SET, 4, T)
764
                    SET5_T: `ALU_SETRST_op_b_n(SET, 5, T)
765
                    SET6_T: `ALU_SETRST_op_b_n(SET, 6, T)
766
                    SET7_T: `ALU_SETRST_op_b_n(SET, 7, T)
767
768
                    EI: IME_NEXT = 1;
769
770
771
                    RST_IF:
                    begin
772
```

```
DATA_out = DATA_in;
773
                        for (int i = 0; i < 5; i++)</pre>
774
                        begin
775
                            if (INTQ_INT[i])
776
                            begin
                                 DATA_out[i] = 0;
778
                                 break;
779
                             end
780
                        end
781
782
                    end
783
784
                    default: ;
785
786
               endcase
               // Patch
787
               if ((INST == 8'hC1 || INST == 8'hD1 || INST == 8'hE1 || INST
788
      == 8'hF1) && !isCB && !isINT && cur_risc_num == 4)
               `INC_nn(SPh, SPl)
789
790
               if ((RISC_OPCODE[cur_risc_num] == RLC_A || RISC_OPCODE[
791
      cur_risc_num] == RL_A ||
                     RISC_OPCODE[cur_risc_num] == RRC_A || RISC_OPCODE[
792
      cur_risc_num] == RR_A) && !isCB && !isINT)
               begin
                    CPU_REG_NEXT.F = ALU_STATUS & 8'b0001_1111;
794
                end
795
796
               if ((INST == 8'h09 || INST == 8'h19 || INST == 8'h29 || INST
797
      == 8'h39) && !isCB && !isINT)
               begin
798
                    CPU_REG_NEXT.F = (ALU_STATUS & 8'b0111_1111) | (CPU_REG.F
799
      & 8'b1000_0000); // Dont change Zero Flag
                end
800
```

```
801
                CPU_REG_NEXT.F = CPU_REG_NEXT.F & 8'b1111_0000;
802
803
                if (CPU_STATE_NEXT == CPU_IF) ADDR_NEXT = CPU_REG_NEXT.PC; //
804
      When PC is update at the last cycle, ADDR won't change in time, fix
      this
           end
805
806
       endcase
807
808 end
809
811 endmodule
812
813
814 module GB_Z80_DECODER
815 (
       input logic [7:0] CPU_OPCODE,
       input logic [4:0] INTQ,
817
       input logic isCB,
818
       input logic isINT,
819
       input logic [7:0] FLAG,
820
       output GB_Z80_RISC_OPCODE RISC_OPCODE[0:10],
821
       output logic [5:0] NUM_Tcnt, // How many RISC opcodes in total (1-5)
       output logic isPCMEM [0:10]
823
824 );
825
826 always_comb
827 begin
829 for (int i = 0; i <= 10; i ++)
830 begin
       RISC_OPCODE[i] = NOP;
```

```
isPCMEM[i] = 0;
832
833
  end
834
  NUM_Tcnt = 6'd4;
835
836
837 if (!isINT)
838 begin
839 unique case ( {isCB, CPU_OPCODE} )
       9'h000: RISC_OPCODE[0] = NOP;
840
       9'h001: `DECODER_LDnn_d16(B, C)
841
       9'h002: `DECODER_LDnn_A(BC)
842
       9'h003: `DECODER_INC_nn(BC)
843
       9'h004: RISC_OPCODE[0] = INC_B;
844
       9'h005: RISC_OPCODE[0] = DEC_B;
845
       9'h006: `DECODER_LDn_d8(B)
846
       9'h007: RISC_OPCODE[0] = RLC_A;
847
       9'h008: `DECODER_LD_a16_SP
848
       9'h009: `DECODER_ADDHL_nn(B, C)
849
       9'h00A: `DECODER_LDA_nn(BC)
850
       9'h00B: `DECODER_DEC_nn(BC)
851
       9'h00C: RISC_OPCODE[0] = INC_C;
852
       9'h00D: RISC_OPCODE[0] = DEC_C;
853
       9'h00E: `DECODER_LDn_d8(C)
854
       9'h00F: RISC_OPCODE[0] = RRC_A;
       9'h010: // STOP 0
856
       begin
857
           RISC_OPCODE[0] = NOP; // STOP not implemented yet
858
859
       end
       9'h011: `DECODER_LDnn_d16(D, E)
860
       9'h012: `DECODER_LDnn_A(DE)
861
       9'h013: `DECODER_INC_nn(DE)
862
863
       9'h014: RISC_OPCODE[0] = INC_D;
       9'h015: RISC_OPCODE[0] = DEC_D;
864
```

```
9'h016: `DECODER_LDn_d8(D)
865
       9'h017: RISC_OPCODE[0] = RL_A;
866
       9'h018: // JR r8
867
       begin
868
           RISC_OPCODE[2] = JP_R8;
869
           NUM_Tcnt = 6'd12;
870
       end
871
       9'h019: `DECODER_ADDHL_nn(D, E)
872
       9'h01A: `DECODER_LDA_nn(DE)
873
       9'h01B: `DECODER_DEC_nn(DE)
874
       9'h01C: RISC_OPCODE[0] = INC_E;
875
       9'h01D: RISC_OPCODE[0] = DEC_E;
876
       9'h01E: `DECODER_LDn_d8(E)
877
       9'h01F: RISC_OPCODE[0] = RR_A;
878
       9'h020: // JR NZ,r8
879
           begin
880
                RISC_OPCODE[2] = JP_NZR8;
881
                NUM_Tcnt = FLAG[7] ? 6'd8 : 6'd12;
882
           end
883
       9'h021: `DECODER_LDnn_d16(H, L)
884
       9'h022: `DECODER_LD_HL_INC_A
885
       9'h023: `DECODER_INC_nn(HL)
886
       9'h024: RISC_OPCODE[0] = INC_H;
887
       9'h025: RISC_OPCODE[0] = DEC_H;
       9'h026: `DECODER_LDn_d8(H)
889
       9'h027: RISC_OPCODE[0] = DAA;
890
       9'h028: // JR Z,r8
891
           begin
892
                RISC_OPCODE[2] = JP_ZR8;
893
                NUM_{Tent} = FLAG[7] ? 6'd12 : 6'd8;
894
           end
895
896
       9'h029: `DECODER_ADDHL_nn(H, L)
       9'h02A: `DECODER_LD_A_HL_INC
897
```

```
9'h02B: `DECODER_DEC_nn(HL)
898
       9'h02C: RISC_OPCODE[0] = INC_L;
899
       9'h02D: RISC_OPCODE[0] = DEC_L;
900
       9'h02E: `DECODER_LDn_d8(L)
901
       9'h02F: RISC_OPCODE[0] = CPL;
902
       9'h030:
903
           begin
904
                RISC_OPCODE[2] = JP_NCR8;
905
                NUM_{Tent} = FLAG[4] ? 6'd8 : 6'd12;
906
907
           end
       9'h031: `DECODER_LDnn_d16(SPh, SPl)
908
       9'h032: `DECODER_LD_HL_DEC_A
909
       9'h033: `DECODER_INC_nn(SP)
910
       9'h034: `DECODER_INC_MEM_HL
911
       9'h035: `DECODER_DEC_MEM_HL
912
       9'h036: `DECODER_LD_MEM_HL_d8
913
       9'h037: RISC_OPCODE[0] = SCF;
914
       9'h038:
915
           begin
916
                RISC_OPCODE[2] = JP_CR8;
917
                NUM_Tcnt = FLAG[4] ? 6'd12 : 6'd8;
918
919
           end
       9'h039: `DECODER_ADDHL_nn(SPh, SPl)
920
       9'h03A: `DECODER_LD_A_HL_DEC
       9'h03B: `DECODER_DEC_nn(SP)
922
       9'h03C: RISC_OPCODE[0] = INC_A;
923
       9'h03D: RISC_OPCODE[0] = DEC_A;
924
       9'h03E: `DECODER_LDn_d8(A)
925
       9'h03F: RISC_OPCODE[0] = CCF;
926
       9'h040: RISC_OPCODE[0] = LD_BB;
927
       9'h041: RISC_OPCODE[0] = LD_BC;
928
929
       9'h042: RISC_OPCODE[0] = LD_BD;
       9'h043: RISC_OPCODE[0] = LD_BE;
930
```

```
9'h044: RISC_OPCODE[0] = LD_BH;
931
932
       9'h045: RISC_OPCODE[0] = LD_BL;
       9'h046: `DECODER_LD_n_MEM_HL(B)
933
       9'h047: RISC_OPCODE[0] = LD_BA;
934
       9'h048: RISC_OPCODE[0] = LD_CB;
935
       9'h049: RISC_OPCODE[0] = LD_CC;
936
       9'h04A: RISC_OPCODE[0] = LD_CD;
937
       9'h04B: RISC_OPCODE[0] = LD_CE;
938
       9'h04C: RISC_OPCODE[0] = LD_CH;
939
       9'h04D: RISC_OPCODE[0] = LD_CL;
940
       9'h04E: `DECODER_LD_n_MEM_HL(C)
941
       9'h04F: RISC_OPCODE[0] = LD_CA;
942
       9'h050: RISC_OPCODE[0] = LD_DB;
943
       9'h051: RISC_OPCODE[0] = LD_DC;
944
       9'h052: RISC_OPCODE[0] = LD_DD;
945
       9'h053: RISC_OPCODE[0] = LD_DE;
946
       9'h054: RISC_OPCODE[0] = LD_DH;
947
       9'h055: RISC_OPCODE[0] = LD_DL;
948
       9'h056: `DECODER_LD_n_MEM_HL(D)
949
       9'h057: RISC_OPCODE[0] = LD_DA;
950
       9'h058: RISC_OPCODE[0] = LD_EB;
951
       9'h059: RISC_OPCODE[0] = LD_EC;
952
       9'h05A: RISC_OPCODE[0] = LD_ED;
953
       9'h05B: RISC_OPCODE[0] = LD_EE;
954
       9'h05C: RISC_OPCODE[0] = LD_EH;
955
       9'h05D: RISC_OPCODE[0] = LD_EL;
956
       9'h05E: `DECODER_LD_n_MEM_HL(E)
957
       9'h05F: RISC_OPCODE[0] = LD_EA;
958
       9'h060: RISC_OPCODE[0] = LD_HB;
959
       9'h061: RISC_OPCODE[0] = LD_HC;
960
       9'h062: RISC_OPCODE[0] = LD_HD;
961
962
       9'h063: RISC_OPCODE[0] = LD_HE;
       9'h064: RISC_OPCODE[0] = LD_HH;
963
```

```
9'h065: RISC_OPCODE[0] = LD_HL;
964
       9'h066: `DECODER_LD_n_MEM_HL(H)
965
       9'h067: RISC_OPCODE[0] = LD_HA;
966
       9'h068: RISC_OPCODE[0] = LD_LB;
967
       9'h069: RISC_OPCODE[0] = LD_LC;
968
       9'h06A: RISC_OPCODE[0] = LD_LD;
969
       9'h06B: RISC_OPCODE[0] = LD_LE;
970
       9'h06C: RISC_OPCODE[0] = LD_LH;
971
       9'h06D: RISC_OPCODE[0] = LD_LL;
972
973
       9'h06E: `DECODER_LD_n_MEM_HL(L)
       9'h06F: RISC_OPCODE[0] = LD_LA;
974
       9'h070: `DECODER_LD_MEM_HL_n(B)
975
       9'h071: `DECODER_LD_MEM_HL_n(C)
976
       9'h072: `DECODER_LD_MEM_HL_n(D)
977
       9'h073: `DECODER_LD_MEM_HL_n(E)
978
       9'h074: `DECODER_LD_MEM_HL_n(H)
979
       9'h075: `DECODER_LD_MEM_HL_n(L)
980
       9'h076: RISC_OPCODE[0] = HALT;
981
       9'h077: `DECODER_LD_MEM_HL_n(A)
982
       9'h078: RISC_OPCODE[0] = LD_AB;
983
       9'h079: RISC_OPCODE[0] = LD_AC;
984
       9'h07A: RISC_OPCODE[0] = LD_AD;
985
       9'h07B: RISC_OPCODE[0] = LD_AE;
986
       9'h07C: RISC_OPCODE[0] = LD_AH;
       9'h07D: RISC_OPCODE[0] = LD_AL;
988
       9'h07E: `DECODER_LD_n_MEM_HL(A)
989
       9'h07F: RISC_OPCODE[0] = LD_AA;
990
       9'h080: `DECODER_ALU_op_n(ADD, B)
991
       9'h081: `DECODER_ALU_op_n(ADD, C)
992
       9'h082: `DECODER_ALU_op_n(ADD, D)
993
       9'h083: `DECODER_ALU_op_n(ADD, E)
994
995
       9'h084: `DECODER_ALU_op_n(ADD, H)
       9'h085: `DECODER_ALU_op_n(ADD, L)
996
```

```
9'h086: `DECODER_ALU_op_MEM_HL(ADD)
997
998
       9'h087: `DECODER_ALU_op_n(ADD, A)
       9'h088: `DECODER_ALU_op_n(ADC, B)
999
       9'h089: `DECODER_ALU_op_n(ADC, C)
1000
       9'h08A: `DECODER_ALU_op_n(ADC, D)
1001
       9'h08B: `DECODER_ALU_op_n(ADC, E)
1002
       9'h08C: `DECODER_ALU_op_n(ADC, H)
1003
       9'h08D: `DECODER_ALU_op_n(ADC, L)
1004
       9'h08E: `DECODER_ALU_op_MEM_HL(ADC)
1005
       9'h08F: `DECODER_ALU_op_n(ADC, A)
1006
       9'h090: `DECODER_ALU_op_n(SUB, B)
1007
       9'h091: `DECODER_ALU_op_n(SUB, C)
1008
       9'h092: `DECODER_ALU_op_n(SUB, D)
1009
       9'h093: `DECODER_ALU_op_n(SUB, E)
1010
       9'h094: `DECODER_ALU_op_n(SUB, H)
1011
       9'h095: `DECODER_ALU_op_n(SUB, L)
1012
       9'h096: `DECODER_ALU_op_MEM_HL(SUB)
1013
       9'h097: `DECODER_ALU_op_n(SUB, A)
1014
       9'h098: `DECODER_ALU_op_n(SBC, B)
1015
       9'h099: `DECODER_ALU_op_n(SBC, C)
1016
       9'h09A: `DECODER_ALU_op_n(SBC, D)
1017
       9'h09B: `DECODER_ALU_op_n(SBC, E)
1018
       9'h09C: `DECODER_ALU_op_n(SBC, H)
1019
       9'h09D: `DECODER_ALU_op_n(SBC, L)
       9'h09E: `DECODER_ALU_op_MEM_HL(SBC)
       9'h09F: `DECODER_ALU_op_n(SBC, A)
1022
       9'hOAO: `DECODER_ALU_op_n(AND, B)
1023
       9'hOA1: `DECODER_ALU_op_n(AND, C)
1024
       9'hOA2: `DECODER_ALU_op_n(AND, D)
1025
       9'hOA3: `DECODER_ALU_op_n(AND, E)
1026
       9'hOA4: `DECODER_ALU_op_n(AND, H)
1027
1028
       9'hOA5: `DECODER_ALU_op_n(AND, L)
       9'hOA6: `DECODER_ALU_op_MEM_HL(AND)
```

```
9'hOA7: `DECODER_ALU_op_n(AND, A)
1030
1031
        9'hOA8: `DECODER_ALU_op_n(XOR, B)
       9'hOA9: `DECODER_ALU_op_n(XOR, C)
1032
        9'hOAA: `DECODER_ALU_op_n(XOR, D)
1033
       9'hOAB: `DECODER_ALU_op_n(XOR, E)
1034
        9'hOAC: `DECODER_ALU_op_n(XOR, H)
1035
       9'hOAD: `DECODER_ALU_op_n(XOR, L)
1036
       9'hOAE: `DECODER_ALU_op_MEM_HL(XOR)
1037
       9'hOAF: `DECODER_ALU_op_n(XOR, A)
1038
       9'hOBO: `DECODER_ALU_op_n(OR, B)
1039
        9'hOB1: `DECODER_ALU_op_n(OR, C)
1040
        9'hOB2: `DECODER_ALU_op_n(OR, D)
1041
       9'h0B3: `DECODER_ALU_op_n(OR, E)
1042
       9'h0B4: `DECODER_ALU_op_n(OR, H)
1043
       9'h0B5: `DECODER_ALU_op_n(OR, L)
1044
       9'h0B6: `DECODER_ALU_op_MEM_HL(OR)
1045
        9'hOB7: `DECODER_ALU_op_n(OR, A)
1046
        9'hOB8: `DECODER_ALU_op_n(CP, B)
1047
        9'hOB9: `DECODER_ALU_op_n(CP, C)
1048
        9'hOBA: `DECODER_ALU_op_n(CP, D)
1049
       9'hOBB: `DECODER_ALU_op_n(CP, E)
1050
        9'hOBC: `DECODER_ALU_op_n(CP, H)
1051
       9'hOBD: `DECODER_ALU_op_n(CP, L)
1052
       9'hOBE: `DECODER_ALU_op_MEM_HL(CP)
1053
       9'hOBF: `DECODER_ALU_op_n(CP, A)
1054
       9'hOCO: `DECODER_RET_NZ
1055
        9'hOC1: `DECODER_POP_nn(B, C)
1056
       9'h0C2: `DECODER_JP_NZ_a16
1057
       9'h0C3: `DECODER_JP_a16
1058
        9'h0C4: `DECODER_CALL_NZ_a16
1059
       9'h0C5: `DECODER_PUSH_nn(B, C)
1060
1061
        9'h0C6: `DECODER_ALU_op_d8(ADD)
        9'h0C7: `DECODER_RST(00)
1062
```

```
9'hOC8: `DECODER_RET_Z
1063
       9'hOC9: `DECODER_RET
1064
       9'hOCA: `DECODER_JP_Z_a16
1065
       9'hOCB: ; // CB Prefix
1066
       9'hOCC: `DECODER_CALL_Z_a16
1067
       9'hOCD: `DECODER_CALL_a16
1068
       9'hOCE: `DECODER_ALU_op_d8(ADC)
1069
       9'hOCF: `DECODER_RST(08)
1070
       9'hODO: `DECODER_RET_NC
       9'hOD1: `DECODER_POP_nn(D, E)
1072
       9'hOD2: `DECODER_JP_NC_a16
1073
       9'hOD3: ; // Undefined
1074
       9'hOD4: `DECODER_CALL_NC_a16
1075
       9'hOD5: `DECODER_PUSH_nn(D, E)
1076
       9'h0D6: `DECODER_ALU_op_d8(SUB)
1077
       9'hOD7: `DECODER_RST(10)
1078
       9'hOD8: `DECODER_RET_C
       9'hOD9: `DECODER_RETI
1080
       9'hODA: `DECODER_JP_C_a16
1081
       9'hODB: ; // Undefined
1082
       9'hODC: `DECODER_CALL_C_a16
1083
       9'hODD: ; // Undefined
1084
       9'hODE: `DECODER_ALU_op_d8(SBC)
1085
       9'hODF: `DECODER_RST(18)
1086
       9'h0E0: `DECODER_LDH_a8_A
1087
       9'h0E1: `DECODER_POP_nn(H, L)
1088
       9'h0E2: `DECODER_LDH_C_A
1089
       9'h0E3: ; // Undefined
1090
       9'h0E4: ; // Undefined
1091
       9'h0E5: `DECODER_PUSH_nn(H, L)
1092
       9'h0E6: `DECODER_ALU_op_d8(AND)
1093
1094
        9'h0E7: `DECODER_RST(20)
       9'h0E8: `DECODER_ADD_SP_R8
1095
```

```
9'hOE9: RISC_OPCODE[0] = LD_PCHL;
1096
1097
       9'hOEA: `DECODER_LD_a16_A
       9'hOEB: ; // Undefined
1098
       9'hOEC: ; // Undefined
1099
       9'hOED: ; // Undefined
1100
       9'hOEE: `DECODER_ALU_op_d8(XOR)
1101
       9'hOEF: `DECODER_RST(28)
1102
       9'h0F0: `DECODER_LDH_A_a8
1103
       9'h0F1: `DECODER_POP_nn(A, F)
1105
       9'h0F2: `DECODER_LDH_A_C
       9'hOF3: RISC_OPCODE[0] = DI;
1106
       9'h0F4: ; // Undefined
1107
       9'h0F5: `DECODER_PUSH_nn(A, F)
1108
       9'h0F6: `DECODER_ALU_op_d8(OR)
1109
       9'h0F7: `DECODER_RST(30)
1110
       9'h0F8: `DECODER_LD_HL_SPR8
1111
       9'h0F9: begin RISC_OPCODE[2] = LD_SPHL; NUM_Tcnt = 6'd8; end
1112
       9'hOFA: `DECODER_LD_A_a16
1113
       9'hOFB: RISC_OPCODE[0] = EI;
1114
       9'hOFC: ; // Undefined
1115
       9'hOFD: ; // Undefined
1116
       9'h0FE: `DECODER_ALU_op_d8(CP)
1117
       9'hOFF: `DECODER_RST(38)
1118
       /* CB Commands */
1119
       9'h100: RISC_OPCODE[0] = RLC_B;
1120
       9'h101: RISC_OPCODE[0] = RLC_C;
1121
       9'h102: RISC_OPCODE[0] = RLC_D;
1122
       9'h103: RISC_OPCODE[0] = RLC_E;
1123
       9'h104: RISC_OPCODE[0] = RLC_H;
1124
       9'h105: RISC_OPCODE[0] = RLC_L;
1125
       9'h106: `DECODER_CB_ALU_op_MEM_HL(RLC)
1126
1127
       9'h107: RISC_OPCODE[0] = RLC_A;
       9'h108: RISC_OPCODE[0] = RRC_B;
1128
```

```
9'h109: RISC_OPCODE[0] = RRC_C;
1129
       9'h10A: RISC_OPCODE[0] = RRC_D;
1130
       9'h10B: RISC_OPCODE[0] = RRC_E;
1131
       9'h10C: RISC_OPCODE[0] = RRC_H;
1132
       9'h10D: RISC_OPCODE[0] = RRC_L;
1133
       9'h10E: `DECODER_CB_ALU_op_MEM_HL(RRC)
1134
       9'h10F: RISC_OPCODE[0] = RRC_A;
1135
       9'h110: RISC_OPCODE[0] = RL_B;
1136
       9'h111: RISC_OPCODE[0] = RL_C;
1137
       9'h112: RISC_OPCODE[0] = RL_D;
1138
       9'h113: RISC_OPCODE[0] = RL_E;
1139
       9'h114: RISC_OPCODE[0] = RL_H;
1140
       9'h115: RISC_OPCODE[0] = RL_L;
1141
       9'h116: `DECODER_CB_ALU_op_MEM_HL(RL)
1142
       9'h117: RISC_OPCODE[0] = RL_A;
1143
       9'h118: RISC_OPCODE[0] = RR_B;
1144
       9'h119: RISC_OPCODE[0] = RR_C;
1145
       9'h11A: RISC_OPCODE[0] = RR_D;
1146
       9'h11B: RISC_OPCODE[0] = RR_E;
1147
       9'h11C: RISC_OPCODE[0] = RR_H;
1148
       9'h11D: RISC_OPCODE[0] = RR_L;
1149
       9'h11E: `DECODER_CB_ALU_op_MEM_HL(RR)
1150
       9'h11F: RISC_OPCODE[0] = RR_A;
1151
       9'h120: RISC_OPCODE[0] = SLA_B;
1152
       9'h121: RISC_OPCODE[0] = SLA_C;
       9'h122: RISC_OPCODE[0] = SLA_D;
1154
       9'h123: RISC_OPCODE[0] = SLA_E;
       9'h124: RISC_OPCODE[0] = SLA_H;
1156
       9'h125: RISC_OPCODE[0] = SLA_L;
1157
       9'h126: `DECODER_CB_ALU_op_MEM_HL(SLA)
1158
       9'h127: RISC_OPCODE[0] = SLA_A;
1159
1160
       9'h128: RISC_OPCODE[0] = SRA_B;
       9'h129: RISC_OPCODE[0] = SRA_C;
1161
```

```
9'h12A: RISC_OPCODE[0] = SRA_D;
1162
       9'h12B: RISC_OPCODE[0] = SRA_E;
1163
       9'h12C: RISC_OPCODE[0] = SRA_H;
1164
       9'h12D: RISC_OPCODE[0] = SRA_L;
1165
       9'h12E: `DECODER_CB_ALU_op_MEM_HL(SRA)
1166
       9'h12F: RISC_OPCODE[0] = SRA_A;
1167
       9'h130: RISC_OPCODE[0] = SWAP_B;
1168
       9'h131: RISC_OPCODE[0] = SWAP_C;
1169
       9'h132: RISC_OPCODE[0] = SWAP_D;
1170
       9'h133: RISC_OPCODE[0] = SWAP_E;
1171
       9'h134: RISC_OPCODE[0] = SWAP_H;
1172
       9'h135: RISC_OPCODE[0] = SWAP_L;
1173
       9'h136: `DECODER_CB_ALU_op_MEM_HL(SWAP)
1174
       9'h137: RISC_OPCODE[0] = SWAP_A;
1175
       9'h138: RISC_OPCODE[0] = SRL_B;
1176
       9'h139: RISC_OPCODE[0] = SRL_C;
1177
       9'h13A: RISC_OPCODE[0] = SRL_D;
1178
       9'h13B: RISC_OPCODE[0] = SRL_E;
1179
       9'h13C: RISC_OPCODE[0] = SRL_H;
1180
       9'h13D: RISC_OPCODE[0] = SRL_L;
1181
       9'h13E: `DECODER_CB_ALU_op_MEM_HL(SRL)
1182
       9'h13F: RISC_OPCODE[0] = SRL_A;
1183
       9'h140: `DECODER_CB_BIT_op_b_n(BIT, 0, B)
1184
       9'h141: `DECODER_CB_BIT_op_b_n(BIT, 0, C)
1185
       9'h142: `DECODER_CB_BIT_op_b_n(BIT, 0, D)
1186
       9'h143: `DECODER_CB_BIT_op_b_n(BIT, 0, E)
1187
       9'h144: `DECODER_CB_BIT_op_b_n(BIT, 0, H)
1188
       9'h145: `DECODER_CB_BIT_op_b_n(BIT, 0, L)
1189
       9'h146: `DECODER_CB_BIT_op_b_MEM_HL(BIT, 0)
1190
       9'h147: `DECODER_CB_BIT_op_b_n(BIT, 0, A)
1191
       9'h148: `DECODER_CB_BIT_op_b_n(BIT, 1, B)
1192
1193
       9'h149: `DECODER_CB_BIT_op_b_n(BIT, 1, C)
       9'h14A: `DECODER_CB_BIT_op_b_n(BIT, 1, D)
1194
```

```
9'h14B: `DECODER_CB_BIT_op_b_n(BIT, 1, E)
1195
1196
       9'h14C: `DECODER_CB_BIT_op_b_n(BIT, 1, H)
       9'h14D: `DECODER_CB_BIT_op_b_n(BIT, 1, L)
1197
       9'h14E: `DECODER_CB_BIT_op_b_MEM_HL(BIT, 1)
1198
       9'h14F: `DECODER_CB_BIT_op_b_n(BIT, 1, A)
1199
       9'h150: `DECODER_CB_BIT_op_b_n(BIT, 2, B)
1200
       9'h151: `DECODER_CB_BIT_op_b_n(BIT, 2, C)
1201
       9'h152: `DECODER_CB_BIT_op_b_n(BIT, 2, D)
1202
       9'h153: `DECODER_CB_BIT_op_b_n(BIT, 2, E)
1203
1204
       9'h154: `DECODER_CB_BIT_op_b_n(BIT, 2, H)
       9'h155: `DECODER_CB_BIT_op_b_n(BIT, 2, L)
1205
       9'h156: `DECODER_CB_BIT_op_b_MEM_HL(BIT, 2)
1206
       9'h157: `DECODER_CB_BIT_op_b_n(BIT, 2, A)
1207
       9'h158: `DECODER_CB_BIT_op_b_n(BIT, 3, B)
1208
       9'h159: `DECODER_CB_BIT_op_b_n(BIT, 3, C)
1209
       9'h15A: `DECODER_CB_BIT_op_b_n(BIT, 3, D)
1210
       9'h15B: `DECODER_CB_BIT_op_b_n(BIT, 3, E)
1211
       9'h15C: `DECODER_CB_BIT_op_b_n(BIT, 3, H)
1212
       9'h15D: `DECODER_CB_BIT_op_b_n(BIT, 3, L)
1213
       9'h15E: `DECODER_CB_BIT_op_b_MEM_HL(BIT, 3)
1214
       9'h15F: `DECODER_CB_BIT_op_b_n(BIT, 3, A)
1215
       9'h160: `DECODER_CB_BIT_op_b_n(BIT, 4, B)
1216
       9'h161: `DECODER_CB_BIT_op_b_n(BIT, 4, C)
1217
       9'h162: `DECODER_CB_BIT_op_b_n(BIT, 4, D)
1218
       9'h163: `DECODER_CB_BIT_op_b_n(BIT, 4, E)
1219
       9'h164: `DECODER_CB_BIT_op_b_n(BIT, 4, H)
1220
       9'h165: `DECODER_CB_BIT_op_b_n(BIT, 4, L)
1221
       9'h166: `DECODER_CB_BIT_op_b_MEM_HL(BIT, 4)
1222
       9'h167: `DECODER_CB_BIT_op_b_n(BIT, 4, A)
1223
       9'h168: `DECODER_CB_BIT_op_b_n(BIT, 5, B)
1224
       9'h169: `DECODER_CB_BIT_op_b_n(BIT, 5, C)
1225
1226
       9'h16A: `DECODER_CB_BIT_op_b_n(BIT, 5, D)
       9'h16B: `DECODER_CB_BIT_op_b_n(BIT, 5, E)
```

```
9'h16C: `DECODER_CB_BIT_op_b_n(BIT, 5, H)
1228
1229
       9'h16D: `DECODER_CB_BIT_op_b_n(BIT, 5, L)
       9'h16E: `DECODER_CB_BIT_op_b_MEM_HL(BIT, 5)
1230
       9'h16F: `DECODER_CB_BIT_op_b_n(BIT, 5, A)
1231
       9'h170: `DECODER_CB_BIT_op_b_n(BIT, 6, B)
1232
       9'h171: `DECODER_CB_BIT_op_b_n(BIT, 6, C)
1233
       9'h172: `DECODER_CB_BIT_op_b_n(BIT, 6, D)
1234
       9'h173: `DECODER_CB_BIT_op_b_n(BIT, 6, E)
1235
       9'h174: `DECODER_CB_BIT_op_b_n(BIT, 6, H)
1236
1237
       9'h175: `DECODER_CB_BIT_op_b_n(BIT, 6, L)
       9'h176: `DECODER_CB_BIT_op_b_MEM_HL(BIT, 6)
1238
       9'h177: `DECODER_CB_BIT_op_b_n(BIT, 6, A)
1239
       9'h178: `DECODER_CB_BIT_op_b_n(BIT, 7, B)
1240
       9'h179: `DECODER_CB_BIT_op_b_n(BIT, 7, C)
1241
       9'h17A: `DECODER_CB_BIT_op_b_n(BIT, 7, D)
1242
       9'h17B: `DECODER_CB_BIT_op_b_n(BIT, 7, E)
1243
       9'h17C: `DECODER_CB_BIT_op_b_n(BIT, 7, H)
1244
       9'h17D: `DECODER_CB_BIT_op_b_n(BIT, 7, L)
1245
       9'h17E: `DECODER_CB_BIT_op_b_MEM_HL(BIT, 7)
1246
       9'h17F: `DECODER_CB_BIT_op_b_n(BIT, 7, A)
1247
       9'h180: `DECODER_CB_BIT_op_b_n(RES, 0, B)
1248
       9'h181: `DECODER_CB_BIT_op_b_n(RES, 0, C)
1249
       9'h182: `DECODER_CB_BIT_op_b_n(RES, 0, D)
1250
       9'h183: `DECODER_CB_BIT_op_b_n(RES, 0, E)
1251
       9'h184: `DECODER_CB_BIT_op_b_n(RES, 0, H)
       9'h185: `DECODER_CB_BIT_op_b_n(RES, 0, L)
1253
       9'h186: `DECODER_CB_RES_SET_op_b_MEM_HL(RES, 0)
1254
       9'h187: `DECODER_CB_BIT_op_b_n(RES, 0, A)
1255
       9'h188: `DECODER_CB_BIT_op_b_n(RES, 1, B)
1256
       9'h189: `DECODER_CB_BIT_op_b_n(RES, 1, C)
1257
       9'h18A: `DECODER_CB_BIT_op_b_n(RES, 1, D)
1258
1259
       9'h18B: `DECODER_CB_BIT_op_b_n(RES, 1, E)
       9'h18C: `DECODER_CB_BIT_op_b_n(RES, 1, H)
1260
```

```
9'h18D: `DECODER_CB_BIT_op_b_n(RES, 1, L)
1261
1262
       9'h18E: `DECODER_CB_RES_SET_op_b_MEM_HL(RES, 1)
       9'h18F: `DECODER_CB_BIT_op_b_n(RES, 1, A)
1263
       9'h190: `DECODER_CB_BIT_op_b_n(RES, 2, B)
1264
       9'h191: `DECODER_CB_BIT_op_b_n(RES, 2, C)
1265
       9'h192: `DECODER_CB_BIT_op_b_n(RES, 2, D)
1266
       9'h193: `DECODER_CB_BIT_op_b_n(RES, 2, E)
1267
       9'h194: `DECODER_CB_BIT_op_b_n(RES, 2, H)
1268
       9'h195: `DECODER_CB_BIT_op_b_n(RES, 2, L)
1269
1270
       9'h196: `DECODER_CB_RES_SET_op_b_MEM_HL(RES, 2)
       9'h197: `DECODER_CB_BIT_op_b_n(RES, 2, A)
1271
       9'h198: `DECODER_CB_BIT_op_b_n(RES, 3, B)
1272
       9'h199: `DECODER_CB_BIT_op_b_n(RES, 3, C)
1273
       9'h19A: `DECODER_CB_BIT_op_b_n(RES, 3, D)
1274
       9'h19B: `DECODER_CB_BIT_op_b_n(RES, 3, E)
1275
       9'h19C: `DECODER_CB_BIT_op_b_n(RES, 3, H)
1276
       9'h19D: `DECODER_CB_BIT_op_b_n(RES, 3, L)
1277
       9'h19E: `DECODER_CB_RES_SET_op_b_MEM_HL(RES, 3)
1278
       9'h19F: `DECODER_CB_BIT_op_b_n(RES, 3, A)
1279
       9'h1A0: `DECODER_CB_BIT_op_b_n(RES, 4, B)
1280
       9'h1A1: `DECODER_CB_BIT_op_b_n(RES, 4, C)
1281
       9'h1A2: `DECODER_CB_BIT_op_b_n(RES, 4, D)
1282
       9'h1A3: `DECODER_CB_BIT_op_b_n(RES, 4, E)
1283
       9'h1A4: `DECODER_CB_BIT_op_b_n(RES, 4, H)
1284
       9'h1A5: `DECODER_CB_BIT_op_b_n(RES, 4, L)
1285
       9'h1A6: `DECODER_CB_RES_SET_op_b_MEM_HL(RES, 4)
1286
       9'h1A7: `DECODER_CB_BIT_op_b_n(RES, 4, A)
1287
       9'h1A8: `DECODER_CB_BIT_op_b_n(RES, 5, B)
1288
       9'h1A9: `DECODER_CB_BIT_op_b_n(RES, 5, C)
1289
       9'h1AA: `DECODER_CB_BIT_op_b_n(RES, 5, D)
1290
       9'h1AB: `DECODER_CB_BIT_op_b_n(RES, 5, E)
1291
1292
       9'h1AC: `DECODER_CB_BIT_op_b_n(RES, 5, H)
       9'h1AD: `DECODER_CB_BIT_op_b_n(RES, 5, L)
```

```
9'h1AE: `DECODER_CB_RES_SET_op_b_MEM_HL(RES, 5)
1294
1295
       9'h1AF: `DECODER_CB_BIT_op_b_n(RES, 5, A)
       9'h1B0: `DECODER_CB_BIT_op_b_n(RES, 6, B)
1296
       9'h1B1: `DECODER_CB_BIT_op_b_n(RES, 6, C)
1297
       9'h1B2: `DECODER_CB_BIT_op_b_n(RES, 6, D)
1298
       9'h1B3: `DECODER_CB_BIT_op_b_n(RES, 6, E)
1299
       9'h1B4: `DECODER_CB_BIT_op_b_n(RES, 6, H)
1300
       9'h1B5: `DECODER_CB_BIT_op_b_n(RES, 6, L)
1301
       9'h1B6: `DECODER_CB_RES_SET_op_b_MEM_HL(RES, 6)
1302
1303
       9'h1B7: `DECODER_CB_BIT_op_b_n(RES, 6, A)
       9'h1B8: `DECODER_CB_BIT_op_b_n(RES, 7, B)
1304
1305
       9'h1B9: `DECODER_CB_BIT_op_b_n(RES, 7, C)
       9'h1BA: `DECODER_CB_BIT_op_b_n(RES, 7, D)
1306
       9'h1BB: `DECODER_CB_BIT_op_b_n(RES, 7, E)
1307
       9'h1BC: `DECODER_CB_BIT_op_b_n(RES, 7, H)
1308
       9'h1BD: `DECODER_CB_BIT_op_b_n(RES, 7, L)
1309
       9'h1BE: `DECODER_CB_RES_SET_op_b_MEM_HL(RES, 7)
       9'h1BF: `DECODER_CB_BIT_op_b_n(RES, 7, A)
1311
       9'h1C0: `DECODER_CB_BIT_op_b_n(SET, 0, B)
       9'h1C1: `DECODER_CB_BIT_op_b_n(SET, 0, C)
       9'h1C2: `DECODER_CB_BIT_op_b_n(SET, 0, D)
1314
       9'h1C3: `DECODER_CB_BIT_op_b_n(SET, 0, E)
1315
       9'h1C4: `DECODER_CB_BIT_op_b_n(SET, 0, H)
1316
       9'h1C5: `DECODER_CB_BIT_op_b_n(SET, 0, L)
1317
       9'h1C6: `DECODER_CB_RES_SET_op_b_MEM_HL(SET, 0)
1318
       9'h1C7: `DECODER_CB_BIT_op_b_n(SET, 0, A)
1319
       9'h1C8: `DECODER_CB_BIT_op_b_n(SET, 1, B)
1320
       9'h1C9: `DECODER_CB_BIT_op_b_n(SET, 1, C)
1321
       9'h1CA: `DECODER_CB_BIT_op_b_n(SET, 1, D)
       9'h1CB: `DECODER_CB_BIT_op_b_n(SET, 1, E)
1323
       9'h1CC: `DECODER_CB_BIT_op_b_n(SET, 1, H)
1324
1325
       9'h1CD: `DECODER_CB_BIT_op_b_n(SET, 1, L)
       9'h1CE: `DECODER_CB_RES_SET_op_b_MEM_HL(SET, 1)
```

```
9'h1CF: `DECODER_CB_BIT_op_b_n(SET, 1, A)
1327
1328
       9'h1D0: `DECODER_CB_BIT_op_b_n(SET, 2, B)
       9'h1D1: `DECODER_CB_BIT_op_b_n(SET, 2, C)
       9'h1D2: `DECODER_CB_BIT_op_b_n(SET, 2, D)
1330
       9'h1D3: `DECODER_CB_BIT_op_b_n(SET, 2, E)
1331
       9'h1D4: `DECODER_CB_BIT_op_b_n(SET, 2, H)
1332
       9'h1D5: `DECODER_CB_BIT_op_b_n(SET, 2, L)
1333
       9'h1D6: `DECODER_CB_RES_SET_op_b_MEM_HL(SET, 2)
1334
       9'h1D7: `DECODER_CB_BIT_op_b_n(SET, 2, A)
1336
       9'h1D8: `DECODER_CB_BIT_op_b_n(SET, 3, B)
       9'h1D9: `DECODER_CB_BIT_op_b_n(SET, 3, C)
1337
       9'h1DA: `DECODER_CB_BIT_op_b_n(SET, 3, D)
1338
       9'h1DB: `DECODER_CB_BIT_op_b_n(SET, 3, E)
1339
       9'h1DC: `DECODER_CB_BIT_op_b_n(SET, 3, H)
1340
       9'h1DD: `DECODER_CB_BIT_op_b_n(SET, 3, L)
1341
       9'h1DE: `DECODER_CB_RES_SET_op_b_MEM_HL(SET, 3)
1342
       9'h1DF: `DECODER_CB_BIT_op_b_n(SET, 3, A)
1343
       9'h1E0: `DECODER_CB_BIT_op_b_n(SET, 4, B)
1344
       9'h1E1: `DECODER_CB_BIT_op_b_n(SET, 4, C)
1345
       9'h1E2: `DECODER_CB_BIT_op_b_n(SET, 4, D)
1346
       9'h1E3: `DECODER_CB_BIT_op_b_n(SET, 4, E)
1347
       9'h1E4: `DECODER_CB_BIT_op_b_n(SET, 4, H)
1348
       9'h1E5: `DECODER_CB_BIT_op_b_n(SET, 4, L)
1349
       9'h1E6: `DECODER_CB_RES_SET_op_b_MEM_HL(SET, 4)
       9'h1E7: `DECODER_CB_BIT_op_b_n(SET, 4, A)
1351
       9'h1E8: `DECODER_CB_BIT_op_b_n(SET, 5, B)
1352
       9'h1E9: `DECODER_CB_BIT_op_b_n(SET, 5, C)
1353
       9'h1EA: `DECODER_CB_BIT_op_b_n(SET, 5, D)
1354
       9'h1EB: `DECODER_CB_BIT_op_b_n(SET, 5, E)
1355
       9'h1EC: `DECODER_CB_BIT_op_b_n(SET, 5, H)
       9'h1ED: `DECODER_CB_BIT_op_b_n(SET, 5, L)
1357
1358
       9'h1EE: `DECODER_CB_RES_SET_op_b_MEM_HL(SET, 5)
       9'h1EF: `DECODER_CB_BIT_op_b_n(SET, 5, A)
```

```
9'h1F0: `DECODER_CB_BIT_op_b_n(SET, 6, B)
1360
        9'h1F1: `DECODER_CB_BIT_op_b_n(SET, 6, C)
1361
       9'h1F2: `DECODER_CB_BIT_op_b_n(SET, 6, D)
1362
       9'h1F3: `DECODER_CB_BIT_op_b_n(SET, 6, E)
1363
       9'h1F4: `DECODER_CB_BIT_op_b_n(SET, 6, H)
1364
       9'h1F5: `DECODER_CB_BIT_op_b_n(SET, 6, L)
1365
       9'h1F6: `DECODER_CB_RES_SET_op_b_MEM_HL(SET, 6)
1366
       9'h1F7: `DECODER_CB_BIT_op_b_n(SET, 6, A)
1367
       9'h1F8: `DECODER_CB_BIT_op_b_n(SET, 7, B)
1368
       9'h1F9: `DECODER_CB_BIT_op_b_n(SET, 7, C)
1369
       9'h1FA: `DECODER_CB_BIT_op_b_n(SET, 7, D)
       9'h1FB: `DECODER_CB_BIT_op_b_n(SET, 7, E)
1371
       9'h1FC: `DECODER_CB_BIT_op_b_n(SET, 7, H)
1372
       9'h1FD: `DECODER_CB_BIT_op_b_n(SET, 7, L)
1373
       9'h1FE: `DECODER_CB_RES_SET_op_b_MEM_HL(SET, 7)
1374
       9'h1FF: `DECODER_CB_BIT_op_b_n(SET, 7, A)
1376 endcase
1377 end
1378 else
1379 begin
       if (INTQ == 0) `DECODER_INTR(00)
1380
1381
        else
       begin
1382
            for (int i = 0; i <= 4; i++)</pre>
1383
            begin
1384
                if(INTQ[i])
1385
                begin
1386
                     unique case (i)
1387
                         0: DECODER_INTR(40)
1388
                         1: `DECODER_INTR(48)
1389
                         2: `DECODER_INTR(50)
1390
                         3: `DECODER_INTR(58)
1391
                         4: `DECODER_INTR(60)
1392
```

```
endcase
1393
1394
                     break;
                 end
1395
            end
1396
        end
1397
        NUM_Tcnt = 6'd20;
1398
1399 end
1400
1401 for (int i = 0; i <= 10; i++)
1402 begin
        if (RISC_OPCODE[i] == LD_BPC || RISC_OPCODE[i] == LD_CPC ||
1403
            RISC_OPCODE[i] == LD_DPC || RISC_OPCODE[i] == LD_EPC ||
1404
            RISC_OPCODE[i] == LD_HPC || RISC_OPCODE[i] == LD_LPC ||
1405
            RISC_OPCODE[i] == LD_TPC || RISC_OPCODE[i] == LD_XPC ||
1406
            RISC_OPCODE[i] == LD_APC ||
1407
            RISC_OPCODE[i] == LD_PCB || RISC_OPCODE[i] == LD_PCC ||
1408
            RISC_OPCODE[i] == LD_PCD || RISC_OPCODE[i] == LD_PCE ||
1409
            RISC_OPCODE[i] == LD_PCH || RISC_OPCODE[i] == LD_PCL ||
1410
            RISC_OPCODE[i] == LD_PCT ||
1411
            RISC_OPCODE[i] == LD_PCSP1 || RISC_OPCODE[i] == LD_PCSPh ||
1412
            RISC_OPCODE[i] == LD_SP1PC || RISC_OPCODE[i] == LD_SPhPC ||
1413
            RISC_OPCODE[i] == JP_R8 || RISC_OPCODE[i] == JP_NZR8 ||
1414
            RISC_OPCODE[i] == JP_ZR8 || RISC_OPCODE[i] == JP_NCR8 ||
1415
            RISC_OPCODE[i] == JP_CR8
1416
            )
1417
        begin
1418
                 isPCMEM[i] = 1;
1419
1420
        end
1421 end
1422
1423 end
1424
1425 endmodule
```

```
1426
1427
1428 module GB_Z80_ALU
1429 (
       input logic [7:0] OPD1_L,
1430
       input logic [7:0] OPD2_L,
1431
       input GB_Z80_ALU_OPCODE OPCODE,
1432
       input logic [7:0] FLAG, // the F register
1433
       output logic [7:0] STATUS, // updated flag
1434
       output logic [7:0] RESULT_L,
1435
        output logic [7:0] RESULT_H // Not used for 8-bit ALU
1436
1437 );
1438
1439 // int is signed 32 bit 2 state integer
1440 int opd1h_int;
1441 int opd2h_int;
1442 int opd16_int;
1443 int result_int;
1444 logic [7:0] status_int;
1446 assign RESULT_L = result_int[7:0];
1447 assign RESULT_H = result_int[15:8];
1448 assign STATUS = status_int;
1449 assign opd1h_int = {1'b0, OPD1_L};
1450 assign opd2h_int = {1'b0, OPD2_L};
1451
assign opd16_int = {OPD2_L, OPD1_L};
1454 always_comb
1455 begin
1456
1457 result_int = 0;
1458 status_int = FLAG;
```

```
1459 unique case (OPCODE)
1460
       ALU_NOP : ;
1461
       /* 8-bit Arithmetic */
1462
       ALU_ADD, ALU_ADC :
1463
       begin
1464
            result_int = opd1h_int + opd2h_int + ((OPCODE == ALU_ADC) & FLAG
1465
       [4]);
            status_int[7] = RESULT_L == 0; // Zero Flag (Z)
1466
            status_int[6] = 0; //Subtract Flag (N)
1467
            status_int[5] = opd1h_int[3:0] + opd2h_int[3:0] + ((OPCODE ==
1468
      ALU_ADC) & FLAG[4]) > 5'hOF; // Half Carry Flag (H)
            status_int[4] = result_int[8]; // Carry Flag (C)
1469
1470
       end
       ALU_SUB, ALU_SBC, ALU_CP : // SUB and CP are the same command to the
1471
      ALU
       begin
1472
            result_int = opd2h_int - opd1h_int - ((OPCODE == ALU_SBC) & FLAG
1473
       [4]);
            status_int[7] = RESULT_L == 0;
1474
            status_int[6] = 1;
1475
            status_int[5] = {1'b0, opd2h_int[3:0]} < ({1'b0, opd1h_int[3:0]} +
1476
        ((OPCODE == ALU_SBC) & FLAG[4]));
            status_int[4] = opd2h_int < (opd1h_int + ((OPCODE == ALU_SBC) &
1477
      FLAG[4]));
       end
1478
       ALU_AND :
1479
       begin
1480
            result_int = opd1h_int & opd2h_int;
1481
            status_int[7] = RESULT_L == 0;
1482
            status_int[6] = 0;
1483
            status_int[5] = 1;
1484
            status_int[4] = 0;
1485
```

```
end
1486
        ALU_OR :
1487
        begin
1488
            result_int = opd1h_int | opd2h_int;
1489
            status_int[7] = RESULT_L == 0;
1490
            status_int[6] = 0;
1491
            status_int[5] = 0;
1492
            status_int[4] = 0;
1493
        end
1494
        ALU_XOR :
1495
        begin
1496
            result_int = opd1h_int ^ opd2h_int;
1497
            status_int[7] = RESULT_L == 0;
1498
            status_int[6] = 0;
1499
            status_int[5] = 0;
1500
            status_int[4] = 0;
1501
        end
        ALU_INC :
1503
        begin
1504
            result_int = opd1h_int + 1;
1505
            status_int[7] = RESULT_L == 0;
1506
            status_int[6] = 0;
1507
            status_int[5] = opd1h_int[3:0] == 4'hF;
1508
            status_int[4] = FLAG[4];
1509
        end
1510
        ALU_DEC :
1511
        begin
1512
            result_int = opd1h_int - 1;
1513
            status_int[7] = RESULT_L == 0;
1514
            status_int[6] = 1;
1515
            status_int[5] = opd1h_int[3:0] == 4'h0;
1516
            status_int[4] = FLAG[4];
1517
        end
1518
```

```
ALU_CPL :
1519
1520
        begin
            for (int i = 0; i <= 7; i++)</pre>
1521
                 result_int[i] = ~opd1h_int[i];
1522
             status_int[7] = FLAG[7];
1523
             status_int[6] = 1;
1524
            status_int[5] = 1;
1525
             status_int[4] = FLAG[4];
1526
        end
1527
        ALU_BIT :
1528
        begin
1529
             status_int[7] = ~opd1h_int[opd2h_int];
1530
            status_int[6] = 0;
1531
             status_int[5] = 1;
1532
            status_int[4] = FLAG[4];
1533
        end
1534
        ALU_SET :
        begin
1536
            result_int = opd1h_int;
1537
            result_int[opd2h_int] = 1;
1538
        end
1539
        ALU_RES :
1540
        begin
1541
            result_int = opd1h_int;
1542
            result_int[opd2h_int] = 0;
1543
        end
1544
        ALU_INC16 :
1545
        begin
1546
            result_int = opd16_int + 1;
1547
        end
1548
        ALU_DEC16 :
1549
1550
        begin
            result_int = opd16_int - 1;
```

```
end
1553
        ALU_DAA :
       begin
1554
            //https://ehaskins.com/2018-01-30%20Z80%20DAA/
1555
            status_int[4] = 0;
1556
            if (FLAG[5] || (!FLAG[6] && ((opd1h_int & 8'h0F) > 8'h09)))
1557
       result_int = result_int | 8'h06;
            if (FLAG[4] || (!FLAG[6] && (opd1h_int > 8'h99)))
1558
            begin
1559
                result_int = result_int | 8'h60;
1560
                 status_int[4] = 1;
1561
1562
            end
            result_int = FLAG[6] ? opd1h_int - result_int : opd1h_int +
1563
       result_int;
            status_int[7] = RESULT_L == 0;
1564
            status_int[5] = 0;
1565
1566
        end
        SHIFTER_SWAP:
1567
       begin
1568
            result_int = {opd1h_int[3:0], opd1h_int[7:4]};
1569
            status_int[7] = RESULT_L == 0;
1570
            status_int[6] = 0;
1571
            status_int[5] = 0;
1572
            status_int[4] = 0;
1573
        end
1574
        SHIFTER_RLC :
1575
       begin
1576
            result_int = {opd1h_int[6:0], opd1h_int[7]};
1577
            status_int[7] = RESULT_L == 0;
1578
            status_int[6] = 0;
1579
            status_int[5] = 0;
1580
            status_int[4] = opd1h_int[7];
1581
        end
1582
```

```
SHIFTER_RL :
1583
1584
        begin
            result_int = {opd1h_int[6:0], FLAG[4]};
1585
            status_int[7] = RESULT_L == 0;
1586
            status_int[6] = 0;
1587
            status_int[5] = 0;
1588
            status_int[4] = opd1h_int[7];
1589
        end
1590
        SHIFTER_RRC :
1591
1592
        begin
            result_int = {opd1h_int[0], opd1h_int[7:1]};
1593
            status_int[7] = RESULT_L == 0;
1594
            status_int[6] = 0;
            status_int[5] = 0;
1596
            status_int[4] = opd1h_int[0];
1597
        end
1598
        SHIFTER_RR :
1599
        begin
1600
            result_int = {FLAG[4], opd1h_int[7:1]};
1601
            status_int[7] = RESULT_L == 0;
1602
            status_int[6] = 0;
            status_int[5] = 0;
1604
            status_int[4] = opd1h_int[0];
1605
        end
1606
        SHIFTER_SLA :
1607
        begin
1608
            result_int = {opd1h_int[6:0], 1'b0};
1609
            status_int[7] = RESULT_L == 0;
1610
            status_int[6] = 0;
1611
            status_int[5] = 0;
1612
            status_int[4] = opd1h_int[7];
1613
1614
        end
        SHIFTER_SRA :
1615
```

```
begin
1616
            result_int = {opd1h_int[7], opd1h_int[7:1]};
1617
            status_int[7] = RESULT_L == 0;
1618
            status_int[6] = 0;
1619
            status_int[5] = 0;
1620
             status_int[4] = opd1h_int[0];
1621
        end
1622
        SHIFTER_SRL :
1623
        begin
1624
            result_int = {1'b0, opd1h_int[7:1]};
1625
            status_int[7] = RESULT_L == 0;
1626
            status_int[6] = 0;
1627
            status_int[5] = 0;
1628
            status_int[4] = opd1h_int[0];
1629
        end
1630
1631 endcase
1632
1633 end
1634
1635
1636 endmodule
```

Listing C.1: GB\_Z80\_SINGLE.sv

```
1 /* Internal Registers */
2 `ifndef GB_Z80_CPU_H
3   `define GB_Z80_CPU_H
4
5 typedef struct
6 {
7   logic [7:0] A; logic [7:0] F; // AF, F for Flag
8   logic [7:0] B; logic [7:0] C; // BC, nn
9   logic [7:0] D; logic [7:0] E; // DE, nn
10   logic [7:0] H; logic [7:0] L; // HL, nn
```

```
11
      logic [7:0] T; logic [7:0] X; // Temp Result
12
      logic [7:0] SPh, SP1;
                            // Stack Pointer
14
     logic [15:0] PC;
                            // Program Counter
16 } GB_Z80_REG;
17
  `define WR_nn(n1, n2) \
     begin \
19
          WR_NEXT = 1;
          ADDR_NEXT = {CPU_REG.``n1, CPU_REG.``n2}; \
21
      end
23
  `define WR_FFn(n) \
     begin \
25
         ADDR_NEXT = {8'hff, CPU_REG.``n}; \
      end
29
  `define RD_nn(n1, n2) \
     begin \
31
          RD_NEXT = 1; \
         ADDR_NEXT = {CPU_REG. ``n1, CPU_REG. ``n2}; \
33
      end
  `define RD_FFn(n) \
     begin \
37
         RD_NEXT = 1; \
         ADDR_NEXT = {8'hff, CPU_REG.``n}; \
      end
41
42 `define LD_n_n(n1, n2) \
begin \
```

```
CPU_REG_NEXT.``n1 = CPU_REG.``n2; \
44
45
      end
46
  `define INC_n(n) \
47
      begin \
48
          ALU_OPCODE = ALU_INC; \
49
          ALU_OPD1_L = CPU_REG. ``n; \
          CPU_REG_NEXT. ``n = ALU_RESULT_L; \
          CPU_REG_NEXT.F = ALU_STATUS; \
53
      end
54
   define DEC_n(n) \
      begin \
56
          ALU_OPCODE = ALU_DEC; \
57
          ALU_OPD1_L = CPU_REG. ``n; \
          CPU_REG_NEXT.``n = ALU_RESULT_L; \
          CPU_REG_NEXT.F = ALU_STATUS; \
60
      end
62
63 // {n1, n2}
  `define INC_nn(n1, n2) \
65
      begin \
          ALU_OPCODE = ALU_INC16; \
66
          ALU_OPD1_L = CPU_REG.``n2; \
          ALU_OPD2_L = CPU_REG.``n1; \
          CPU_REG_NEXT. ``n1 = ALU_RESULT_H; \
          CPU_REG_NEXT. ``n2 = ALU_RESULT_L; \
70
      end
   define DEC_nn(n1, n2) \
      begin \
73
          ALU_OPCODE = ALU_DEC16; \
74
          ALU_OPD1_L = CPU_REG. ``n2; \
75
          ALU_OPD2_L = CPU_REG.``n1; \
76
```

```
CPU_REG_NEXT.``n1 = ALU_RESULT_H; \
77
           CPU_REG_NEXT. ``n2 = ALU_RESULT_L; \
78
       end
79
80
   define ADDL_n(n) \
81
       begin \
82
           ALU_OPCODE = ALU_ADD; \
83
           ALU_OPD2_L = CPU_REG.L; \
84
           ALU_OPD1_L = CPU_REG. ``n; \
86
           CPU_REG_NEXT.L = ALU_RESULT_L; \
           CPU_REG_NEXT.F = ALU_STATUS; \
87
88
       end
89
   `define ADCH_n(n) \
       begin \
91
           ALU_OPCODE = ALU_ADC; \
           ALU_OPD2_L = CPU_REG.H; \
           ALU_OPD1_L = CPU_REG. ``n; \
94
           CPU_REG_NEXT.H = ALU_RESULT_L; \
95
           CPU_REG_NEXT.F = ALU_STATUS; \
       end
97
98
   `define ALU_A_op_n(op, n) \
99
       begin \
           ALU_OPCODE = ALU_``op; \
101
           ALU_OPD2_L = CPU_REG.A; \
102
           ALU_OPD1_L = CPU_REG.``n; \
           CPU_REG_NEXT.A = ALU_RESULT_L; \
104
           CPU_REG_NEXT.F = ALU_STATUS; \
105
       end
106
107
   `define ALU_A_op_Data_in(op) \
       begin \
```

```
ALU_OPCODE = ALU_``op; \
110
           ALU_OPD2_L = CPU_REG.A; \
111
           ALU_OPD1_L = DATA_in; \
112
           CPU_REG_NEXT.A = ALU_RESULT_L; \
113
           CPU_REG_NEXT.F = ALU_STATUS; \
114
       end
115
116
   `define ALU_op_n(op, n) \
       begin \
118
           ALU_OPCODE = ALU_``op; \
119
           ALU_OPD2_L = CPU_REG.A; \
120
           ALU_OPD1_L = CPU_REG. ``n; \
           //CPU_REG_NEXT.A = ALU_RESULT_L; \
122
           CPU_REG_NEXT.F = ALU_STATUS; \
123
       end
124
126
   `define ALU_BIT_b_n(b, n) \
127
       begin \
128
           ALU_OPCODE = ALU_BIT; \
129
           ALU_OPD2_L = ``b; \
130
           ALU_OPD1_L = CPU_REG. ``n; \
131
           CPU_REG_NEXT.F = ALU_STATUS; \
       end
134
   `define ALU_SETRST_op_b_n(op, b, n) \
135
       begin \
136
           ALU_OPCODE = ALU_``op; \
137
           ALU_OPD2_L = ``b; \
138
           ALU_OPD1_L = CPU_REG. ``n; \
139
           CPU_REG_NEXT. ``n = ALU_RESULT_L; \
140
141
       end
142
```

```
`define ALU_op_Data_in(op) \
144
       begin \
           ALU_OPCODE = ALU_``op; \
145
           ALU_OPD2_L = CPU_REG.A; \
146
           ALU_OPD1_L = DATA_in; \
147
           //CPU_REG_NEXT.A = ALU_RESULT_L; \
148
           CPU_REG_NEXT.F = ALU_STATUS; \
149
       end
150
152
   `define SHIFTER_op_n(op, n) \
       begin \
153
           ALU_OPCODE = SHIFTER_``op; \
154
           ALU_OPD1_L = CPU_REG.``n; \
155
           CPU_REG_NEXT. ``n = ALU_RESULT_L; \
156
           CPU_REG_NEXT.F = ALU_STATUS; \
157
       end
158
159
    `define DAA \
160
       begin \
161
           ALU_OPCODE = ALU_DAA; \
162
           ALU_OPD1_L = CPU_REG.A; \
163
           CPU_REG_NEXT.A = ALU_RESULT_L; \
164
           CPU_REG_NEXT.F = ALU_STATUS; \
165
       end
    `define DO_JPR8 {1'b0, CPU_REG.PC} + {3'b0, DATA_in[6:0]} - {1'b0,
      DATA_in[7], 7'b000_0000}
168
    // H and C are based on Unsigned ! added to SP1
169
    `define ADD_SPT \
170
       begin \
171
           {CPU_REG_NEXT.SPh, CPU_REG_NEXT.SPl} = {1'b0, CPU_REG.SPh, CPU_REG
172
      .SP1} + {3'b0, CPU_REG.T[6:0]} - {1'b0, CPU_REG.T[7], 7'b000_0000}; \
           CPU_REG_NEXT.F = \
```

```
{ \
174
               2'b00, \
175
               (({1'b0, CPU_REG.SP1[3:0]} + {1'b0, CPU_REG.T[3:0]}) > 5'hOF),
176
       \
                (({1'b0, CPU_REG.SP1[7:0]} + {1'b0, CPU_REG.T[7:0]}) > 9'hOFF)
177
      , \
               CPU_REG.F[3:0] \
178
           }; \
179
       end
180
181
   `define LD_HL_SPR8 \
182
       begin \
183
           {CPU_REG_NEXT.H, CPU_REG_NEXT.L} = {1'b0, CPU_REG.SPh, CPU_REG.SP1
184
      } + {3'b0, CPU_REG.T[6:0]} - {1'b0, CPU_REG.T[7], 7'b000_0000}; \
           CPU_REG_NEXT.F = \
185
           { \
186
               2'b00, \
187
                 (({1'b0, CPU_REG.SPl[3:0]} + {1'b0, CPU_REG.T[3:0]}) > 5'hOF)
188
      , \
                 (({1'b0, CPU_REG.SPl[7:0]} + {1'b0, CPU_REG.T[7:0]}) > 9'hOFF
      ),\
               CPU_REG.F[3:0] \
190
           }; \
191
       end
193
   `endif
```

Listing C.2: GB\_Z80\_CPU.vh

```
ifndef GB_Z80_DECODER_H

define GB_Z80_DECODER_H

typedef enum

{
```

```
/* No Operation */
      NOP,
      HALT,
      STOP,
10
11
      /* 8-bit register operations */
12
      /* LD r1 <- r2 */
      LD\_AA, // 7F , Same as original
14
      LD\_AB, // 78 , Same as original
      LD_AC, // 7A , Same as original
16
      LD_AD,
17
      LD_AE,
18
      LD_AH,
19
      LD_AL,
20
      LD_BB,
      LD_BA,
      LD_BC,
      LD_BD,
24
      LD_BE,
      LD_BH,
26
      LD_BL,
      LD_CA,
28
      LD_CB,
      LD_CC,
      LD_CD,
      LD_CE,
32
      LD_CH,
      LD_CL,
34
      LD_DA,
      LD_DB,
36
      LD_DC,
37
      LD_DD,
38
```

```
LD_DE,
      LD_DH,
40
      LD_DL,
41
42
      LD_EA,
      LD_EB,
43
      LD_EC,
44
      LD_ED,
45
      LD_EE,
      LD_EH,
47
      LD_EL,
      LD_HA,
49
      LD_HB,
      LD_HC,
51
      LD_HD,
52
      LD_HE,
53
      LD_HH,
      LD_HL,
      LD_LA,
      LD_LB,
57
      LD_LC,
      LD_LD,
59
      LD_LE,
60
      LD_LL,
61
      LD_LH,
      LD_SP1L, // low side of SP
      LD_SPhH, // high side of SP
      LD_PCHL,
65
      LD_SPHL,
66
67
      LD_HL_SPR8,
69
70
      /* LD r1 <- (nn) */
71
```

```
72
       LD_APC,
       LD_BPC,
73
       LD_CPC,
74
75
       LD_DPC,
       LD_EPC,
76
       LD_HPC,
77
       LD_LPC,
78
       LD_TPC,
79
       LD_XPC,
80
       LD_SP1PC,
81
       LD_SPhPC,
82
       LD_ABC,
83
       LD_ADE,
84
       LD_AHL,
85
       LD_BHL,
86
       LD_CHL,
87
       LD_DHL,
88
       LD_EHL,
89
       LD_HHL,
90
       LD_LHL,
91
       LD_THL,
92
       LD_BSP,
93
       LD_CSP,
94
       LD_DSP,
       LD_ESP,
96
       LD_HSP,
97
       LD_LSP,
98
       LD_ASP,
99
       LD_FSP,
100
       LD_PC1SP,
101
       LD_PChSP,
102
       LD_AHT,
103
       LD_AHC,
104
```

```
LD_ATX,
105
106
107
        /* LD (nn) <- r1 */
108
        LD_PCB,
109
        LD_PCC,
110
        LD_PCD,
111
        LD_PCE,
112
        LD_PCH,
113
        LD_PCL,
114
        LD_PCT,
115
        LD_PCSP1,
116
        LD_PCSPh,
117
        LD_BCA,
118
        LD_DEA,
119
        LD_HLA,
120
        LD_HLB,
121
        LD_HLC,
122
        LD_HLD,
123
        LD_HLE,
124
        LD_HLH,
125
        LD_HLL,
126
        LD_HLT,
127
        LD_SPA,
128
        LD_SPB,
129
        LD_SPC,
130
        LD_SPD,
131
        LD_SPE,
132
        LD_SPH,
133
        LD_SPL,
134
        LD_SPF,
135
        LD_SPPCh,
136
        LD_SPPC1,
137
```

```
LD_HTA,
138
        LD_HCA,
139
       LD_TXA,
140
141
       LD_TXSP1,
       LD_TXSPh,
142
143
        /* Arithmetic Operations */
144
145
        ADD_AA, // Write back to A
146
        ADD_AB,
147
        ADD_AC,
148
        ADD_AD,
149
        ADD_AE,
150
        ADD_AH,
151
        ADD_AL,
152
        ADD_AT,
153
        ADD_AHL,
154
        ADD_LC,
155
        ADD_LE, // 16-bit
156
        ADD_LL,
157
        ADD_LSP1,
158
159
        ADD_SPT,
160
161
        ADC_AA,
162
        ADC_AB,
163
        ADC_AC,
164
        ADC_AD,
165
        ADC_AE,
166
        ADC_AH,
167
        ADC_AL,
168
        ADC_AT,
169
        ADC_AHL,
170
```

```
ADC_HB,
171
          \mathtt{ADC}_{\mathtt{HD}} ,
172
         ADC_HH,
173
174
          ADC_HSPh,
175
         SUB_AA,
176
         SUB_AB,
177
         SUB_AC,
178
         SUB_AD,
179
         SUB_AE,
180
          SUB_AH,
181
          SUB_AL,
182
         SUB_AT,
183
         SUB\_AHL,
184
185
          SBC_AA,
186
         SBC_AB,
187
          SBC_AC,
188
          {\tt SBC\_AD},
189
          SBC_AE,
190
         SBC_AH,
191
         SBC_AL,
192
         SBC_AT,
193
          SBC_AHL,
194
195
          AND_AA,
196
          AND_AB,
197
          AND_AC,
198
          \mathtt{AND}_\mathtt{AD} ,
199
          AND_AE,
200
          AND_AH,
201
          AND_AL,
202
          \mathtt{AND}_\mathtt{AT},
203
```

```
AND_AHL,
204
205
206
207
         OR_AA,
         OR_AB,
208
         OR_AC,
209
         OR_AD,
210
         OR_AE,
211
        OR_AH,
212
         OR_AL,
213
         OR_AT,
214
         OR_AHL,
215
216
        XOR_AA,
217
        XOR_AB,
218
        XOR_AC,
219
        XOR_AD,
220
        XOR_AE,
221
        XOR_AH,
222
        XOR_AL,
223
        XOR_AT,
224
        XOR_AHL,
225
226
        CP_AA,
227
        CP_AB,
228
         CP_AC,
229
        CP_AD,
230
         CP_AE,
231
        \mathtt{CP}_\mathtt{AH} ,
232
        CP_AL,
233
        CP_AT,
234
         CP_AHL,
235
236
```

```
INC_A,
237
        INC_B,
238
        INC_C,
239
240
        INC_D,
        INC_E,
241
        INC_H,
242
        INC_L,
243
        INC_T,
244
245
246
        INC_BC, // 16-bit
247
        INC_DE,
248
        INC_HL,
249
        INC_SP ,
250
        INC_TX,
251
252
        DEC_A,
253
254
        DEC_B,
        DEC_C,
255
        DEC_D,
256
        DEC_E,
257
        DEC_H,
258
        DEC_L,
259
        DEC_T,
260
261
        DEC_BC, // 16-bit
262
        DEC_DE,
263
        DEC_HL,
264
265
        DEC_SP,
        DEC_TX,
266
267
268
        RL_A,
        RL_B,
269
```

```
RL_C,
270
        RL_D,
271
        RL_E,
272
        RL_H,
273
        RL_L,
274
        RL_T,
275
276
277
        RLC_A,
278
        RLC_B,
279
        RLC_C,
280
        RLC_D,
281
        RLC_E,
282
        RLC_H,
283
        RLC_L,
284
        RLC_T,
285
286
        RR_A,
287
        RR_B,
288
        RR_C,
289
        RR_D,
290
        RR_E,
291
        RR_H,
292
        RR_L,
293
        RR_T,
294
        RRC_A,
296
        RRC_B,
297
        RRC\_C,
298
        RRC_D,
        RRC_E,
300
        RRC_H,
301
        RRC_L,
302
```

```
RRC_T,
303
304
        SLA_A,
305
306
        SLA_B,
        SLA_C,
307
        SLA_D,
308
        SLA_E,
309
        SLA_H,
310
        SLA_L,
311
        SLA_T,
312
313
        SRA_A,
314
        SRA_B,
315
        SRA_C,
316
        SRA_D,
317
        SRA_E,
318
        SRA_H,
319
        SRA_L,
320
        SRA_T,
321
322
        SWAP_A,
323
        SWAP_B,
324
        SWAP_C,
325
        SWAP_D,
        SWAP_E,
327
        SWAP_H,
328
        SWAP_L,
329
        SWAP_T,
330
331
        SRL_A,
332
        SRL_B,
333
        SRL_C,
334
        SRL_D,
335
```

```
SRL_E,
336
        SRL_H,
337
        SRL_L,
338
339
        SRL_T,
340
        DAA,
341
        CPL,
342
        SCF,
343
        CCF,
344
345
        JP_R8,
346
        JP_NZR8,
347
        JP_ZR8,
348
        JP_NCR8,
349
        JP_CR8,
350
        JP_TX ,
351
        JP_Z_TX,
352
        JP_NZ_TX,
353
        JP_C_TX,
354
        JP_NC_TX ,
355
356
        RST_00,
357
        RST_08,
358
        RST_10,
359
        RST_18,
360
        RST_20,
361
        RST_28,
362
        RST_30,
363
364
        RST_38,
        RST_40,
365
        RST_48,
366
        RST_{50},
367
        RST_58,
368
```

```
RST_60,
369
370
        BITO_A,
371
372
        BIT1_A,
        BIT2_A,
373
        BIT3_A,
374
        BIT4_A,
375
        BIT5_A,
376
        BIT6_A,
377
        BIT7_A,
378
379
        BITO_B,
380
        BIT1_B,
381
        BIT2_B,
382
        BIT3_B,
383
        BIT4_B,
384
        BIT5_B,
385
386
        BIT6_B,
        BIT7_B,
387
388
        BITO_C,
389
        BIT1_C,
390
        BIT2_C,
391
        BIT3_C,
392
        BIT4_C,
393
        BIT5_C,
394
        BIT6_C,
395
        BIT7_C,
396
397
        BITO_D,
398
        BIT1_D,
399
        BIT2_D,
400
        BIT3_D,
401
```

```
BIT4_D,
402
        BIT5_D,
403
        BIT6_D,
404
405
        BIT7_D,
406
        BITO_E,
407
        BIT1_E,
408
        BIT2_E,
409
        BIT3_E,
410
        BIT4_E,
411
        BIT5_E,
412
        BIT6_E,
413
        BIT7_E,
414
415
        BITO_H,
416
        BIT1_H,
417
        BIT2_H,
418
419
        BIT3_H,
        BIT4_H,
420
        BIT5_H,
421
        BIT6_H,
422
        BIT7_H,
423
424
        BITO_L,
        BIT1_L,
426
        BIT2_L,
427
        BIT3_L,
428
        BIT4_L,
429
430
        BIT5_L,
        BIT6_L,
431
        BIT7_L,
432
433
434
        BITO_T,
```

```
BIT1_T,
435
        BIT2_T,
436
        BIT3_T,
437
438
        BIT4_T,
        BIT5_T,
439
        BIT6_T,
440
        BIT7_T,
441
442
        RESO_A,
443
        RES1_A,
444
        RES2_A,
445
        RES3_A,
446
        RES4_A,
447
        RES5_A,
448
        RES6_A,
449
        RES7_A,
450
451
        RESO_B,
452
        RES1_B,
453
        RES2_B,
454
        RES3_B,
455
        RES4_B,
456
        RES5_B,
457
        RES6_B,
458
        RES7_B,
459
460
        RESO_C,
461
        RES1_C,
462
463
        RES2_C,
        RES3_C,
464
        RES4_C,
465
        RES5_C,
466
        RES6_C,
467
```

```
RES7_C,
468
469
        RESO_D,
470
471
        RES1_D,
        RES2_D,
472
        RES3_D,
473
        RES4_D,
474
        RES5_D,
475
        RES6_D,
476
        RES7_D,
477
478
        RESO_E,
479
        RES1_E,
480
        RES2_E,
481
        RES3_E,
482
        RES4_E,
483
        RES5_E,
484
485
        RES6_E,
        RES7_E,
486
487
        RESO_H,
488
        RES1_H,
489
        RES2_H,
490
        RES3_H,
491
        RES4_H,
492
        RES5_H,
493
        RES6_H,
494
        RES7_H,
495
496
        RESO_L,
497
        RES1_L,
498
        RES2_L,
499
        RES3_L,
500
```

```
RES4_L,
501
        RES5_L,
502
        RES6_L,
503
504
        RES7_L,
505
        RESO_T,
506
        RES1_T,
507
        RES2_T,
508
        RES3_T,
509
        RES4_T,
510
        RES5_T,
511
        RES6_T,
512
        RES7_T,
513
514
        SETO_A,
515
        SET1_A,
516
        SET2_A,
517
518
        SET3_A,
        SET4_A,
519
        SET5_A,
520
        SET6_A,
521
        SET7_A,
522
523
        SETO_B,
524
        SET1_B,
525
        SET2_B,
526
        SET3_B,
527
        SET4_B,
528
        SET5_B,
529
        SET6_B,
530
        SET7_B,
531
532
        SETO_C,
533
```

```
SET1_C,
534
        SET2_C,
535
        SET3_C,
536
537
        SET4_C,
        SET5_C,
538
        SET6_C,
539
        SET7_C,
540
541
        SETO_D,
542
        SET1_D,
543
        SET2_D,
544
        SET3_D,
545
        SET4_D,
546
        SET5_D,
547
        SET6_D,
548
        SET7_D,
549
550
551
        SETO_E,
        SET1_E,
552
        SET2_E,
553
        SET3_E,
554
        SET4_E,
555
        SET5_E,
556
        SET6_E,
557
        SET7_E,
558
559
        SETO_H,
560
        SET1_H,
561
562
        SET2_H,
        SET3_H,
563
        SET4_H,
564
565
        SET5_H,
        SET6_H,
566
```

```
SET7_H,
567
568
        SETO_L,
569
570
        SET1_L,
        SET2_L,
571
        SET3_L,
572
        SET4_L,
573
        SET5_L,
574
        SET6_L,
575
        SET7_L,
576
577
        SETO_T,
578
        SET1_T,
579
        SET2_T,
580
        SET3_T,
581
        SET4_T,
582
        SET5_T,
583
584
        SET6_T,
        SET7_T,
585
586
        ΕI,
587
        DI,
588
       LATCH_INTQ,
589
        RST_IF
590
591
     } GB_Z80_RISC_OPCODE;
592
593
   `define DECODER_LDn_d8(n) \
595 begin \
        RISC_OPCODE[1] = LD_``n``PC; \
596
       NUM_Tcnt = 6'd8; \
597
598 end
599
```

```
`define DECODER_LDnn_d16(n1, n2) \
  begin \
601
       RISC_OPCODE[1] = LD_``n2``PC; \
602
       RISC_OPCODE[3] = LD_``n1``PC; \
603
       NUM_Tcnt = 6'd12; \
604
605 end
606
  `define DECODER_LDnn_A(nn) \
608 begin \
       RISC_OPCODE[1] = LD_``nn``A; \
609
       NUM_Tcnt = 6'd8; \
610
  end
612
613 define DECODER_LDA_nn(nn) \
614 begin \
       RISC_OPCODE[1] = LD_A``nn; \
       NUM_Tcnt = 6'd8; \
616
617 end
618
   `define DECODER_ADDHL_nn(n1, n2) \
620 begin \
       RISC_OPCODE[1] = ADD_L``n2; \
621
       RISC_OPCODE[2] = ADC_H``n1; \
622
       NUM_Tcnt = 6'd8; \
624 end
  `define DECODER_DEC_nn(nn) \
  begin \
627
       RISC_OPCODE[1] = DEC_``nn; \
628
       NUM_Tcnt = 6'd8; \
630 end
631
  `define DECODER_INC_nn(nn) \
```

```
633 begin \
       RISC_OPCODE[1] = INC_``nn; \
634
       NUM_Tcnt = 6'd8; \
635
  end
636
637
   `define DECODER_LD_HL_INC_A \
639 begin \
       RISC_OPCODE[1] = LD_HLA; \
       RISC_OPCODE[2] = INC_HL; \
641
       NUM_Tcnt = 6'd8; \
643 end
644 `define DECODER_LD_HL_DEC_A \
645 begin \
       RISC_OPCODE[1] = LD_HLA; \
646
       RISC_OPCODE[2] = DEC_HL; \
647
       NUM_Tcnt = 6'd8; \
649 end
650 define DECODER_LD_A_HL_INC \
651 begin \
       RISC_OPCODE[1] = LD_AHL; \
       RISC_OPCODE[2] = INC_HL; \
653
       NUM_Tcnt = 6'd8; \
655 end
  `define DECODER_LD_A_HL_DEC \
657 begin \
       RISC_OPCODE[1] = LD_AHL; \
       RISC_OPCODE[2] = DEC_HL; \
659
       NUM_Tcnt = 6'd8; \
661 end
  `define DECODER_INC_MEM_HL \
663 begin \
       RISC_OPCODE[1] = LD_THL; \
664
       RISC_OPCODE[2] = INC_T; \
665
```

```
RISC_OPCODE[3] = LD_HLT; \
666
       NUM_Tcnt = 6'd12; \
667
668 end
   `define DECODER_DEC_MEM_HL \
670 begin \
       RISC_OPCODE[1] = LD_THL; \
671
       RISC_OPCODE[2] = DEC_T; \
672
       RISC_OPCODE[3] = LD_HLT; \
673
       NUM_Tcnt = 6'd12; \
674
675 end
676 `define DECODER_LD_MEM_HL_d8 \
677 begin \
       RISC_OPCODE[1] = LD_TPC; \
678
       RISC_OPCODE[3] = LD_HLT; \
679
       NUM_Tcnt = 6'd12; \
680
681 end
682 `define DECODER_LD_n_MEM_HL(n) \
683 begin \
       RISC_OPCODE[2] = LD_``n``HL; \
684
       NUM_Tcnt = 6'd8; \
686 end
687 `define DECODER_LD_MEM_HL_n(n) \
688 begin \
       RISC_OPCODE[2] = LD_HL``n; \
        NUM_Tcnt = 6'd8; \
690
691 end
692 define DECODER_ALU_op_n(op, n) \
693 begin \
        RISC_OPCODE[0] = ``op``_A``n; \
694
695 end
696
697 `define DECODER_ALU_op_d8(op) \
698 begin \
```

```
RISC_OPCODE[1] = LD_TPC; \
699
       RISC_OPCODE[2] = ``op``_AT; \
700
       NUM_Tcnt = 6'd8; \
701
702 end
703
   `define DECODER_ALU_op_MEM_HL(op) \
705 begin \
        RISC_OPCODE[2] = ``op``_A``HL; \
        NUM_Tcnt = 6'd8; \
707
708 end
709
710 `define DECODER_RET \
711 begin \
       RISC_OPCODE[1] = LD_PC1SP; \
712
       RISC_OPCODE[2] = INC_SP; \
713
       RISC_OPCODE[3] = LD_PChSP; \
714
       RISC_OPCODE[4] = INC_SP; \
715
       NUM_Tcnt = 6'd16; \
716
717 end
  `define DECODER_RETI \
719
720 begin \
       RISC_OPCODE[1] = LD_PC1SP; \
721
       RISC_OPCODE[2] = INC_SP; \
       RISC_OPCODE[3] = LD_PChSP; \
723
       RISC_OPCODE[4] = INC_SP; \
724
       RISC_OPCODE[5] = EI; \
725
       NUM_Tcnt = 6'd16; \setminus
726
727 end
728
729 `define DECODER_RET_NZ \
730 begin \
    if (!FLAG[7]) \
```

```
begin \
732
                RISC_OPCODE[3] = LD_PC1SP; \
733
                RISC_OPCODE[4] = INC_SP; \
734
                RISC_OPCODE[5] = LD_PChSP; \
735
                RISC_OPCODE[6] = INC_SP; \
736
           end \
737
       NUM_Tcnt = FLAG[7] ? 6'd8 : 6'd20; \
738
739 end
740
741 `define DECODER_RET_Z \
742 begin \
       if (FLAG[7]) \
           begin \
744
                RISC_OPCODE[3] = LD_PC1SP; \
745
                RISC_OPCODE[4] = INC_SP; \
746
                RISC_OPCODE[5] = LD_PChSP; \
747
                RISC_OPCODE[6] = INC_SP; \
748
           end \
749
       NUM_Tcnt = FLAG[7] ? 6'd20 : 6'd8; \
750
  end
751
752
   `define DECODER_RET_C \
754 begin \
       if (FLAG[4]) \
           begin \
756
                RISC_OPCODE[3] = LD_PC1SP; \
757
                RISC_OPCODE[4] = INC_SP; \
758
                RISC_OPCODE[5] = LD_PChSP; \
759
                RISC_OPCODE[6] = INC_SP; \
760
           end \
761
       NUM_Tcnt = FLAG[4] ? 6'd20 : 6'd8; \
762
763
  end
764
```

```
766 begin \
      if (!FLAG[4]) \
767
           begin \
768
               RISC_OPCODE[3] = LD_PC1SP; \
769
               RISC_OPCODE[4] = INC_SP; \
770
               RISC_OPCODE[5] = LD_PChSP; \
771
               RISC_OPCODE[6] = INC_SP; \
772
           end \
773
       NUM_Tcnt = FLAG[4] ? 6'd8 : 6'd20; \
774
775 end
776
  `define DECODER_PUSH_nn(n1, n2) \
778 begin \
      RISC_OPCODE[2] = DEC_SP; \
779
      RISC_OPCODE[3] = LD_SP``n1; \
      RISC_OPCODE[4] = DEC_SP; \
781
      RISC_OPCODE[5] = LD_SP``n2; \
782
      NUM_Tcnt = 6'd16; \
783
  end
785
  `define DECODER_POP_nn(n1, n2) \
787 begin \
      RISC_OPCODE[2] = LD_``n2``SP; \
      RISC_OPCODE[3] = INC_SP; \
789
      RISC_OPCODE[4] = LD_``n1``SP; \
790
      RISC_OPCODE[5] = INC_SP; \
791
      NUM_Tcnt = 6'd12; \
793 end
794
795 `define DECODER_JP_Z_a16 \
796 begin \
      RISC_OPCODE[1] = LD_XPC; \
```

```
RISC_OPCODE[3] = LD_TPC; \
798
       RISC_OPCODE[6] = JP_Z_TX; \
799
       NUM_Tcnt = FLAG[7] ? 6'd16 : 6'd12; \
800
  end
801
802
   `define DECODER_JP_NZ_a16 \
804 begin \
       RISC_OPCODE[1] = LD_XPC; \
805
       RISC_OPCODE[3] = LD_TPC; \
806
       RISC_OPCODE[6] = JP_NZ_TX; \
807
       NUM_Tcnt = FLAG[7] ? 6'd12 : 6'd16; \
808
809 end
810
811 `define DECODER_JP_C_a16 \
812 begin \
       RISC_OPCODE[1] = LD_XPC; \
       RISC_OPCODE[3] = LD_TPC; \
814
       RISC_OPCODE[6] = JP_C_TX; \
815
       NUM_Tcnt = FLAG[4] ? 6'd16 : 6'd12; \
816
817 end
818
  `define DECODER_JP_NC_a16 \
820 begin \
       RISC_OPCODE[1] = LD_XPC; \
       RISC_OPCODE[3] = LD_TPC; \
822
       RISC_OPCODE[6] = JP_NC_TX; \
823
       NUM_Tcnt = FLAG[4] ? 6'd12 : 6'd16; \
824
825
  end
826
827
828 `define DECODER_JP_a16 \
829 begin \
       RISC_OPCODE[1] = LD_XPC; \
830
```

```
RISC_OPCODE[3] = LD_TPC; \
831
       RISC_OPCODE[6] = JP_TX; \
832
       NUM_Tcnt = 6'd16; \
833
  end
834
835
   `define DECODER_CALL_a16 \
837 begin \
       RISC_OPCODE[2] = LD_XPC; \
838
       RISC_OPCODE[3] = LD_TPC; \
839
       RISC_OPCODE[5] = DEC_SP; \
840
       RISC_OPCODE[6] = LD_SPPCh; \
841
       RISC_OPCODE[7] = DEC_SP; \
842
       RISC_OPCODE[8] = LD_SPPC1; \
843
       RISC_OPCODE[9] = JP_TX; \
844
       NUM_Tcnt = 6'd24; \
845
846 end
847
   `define DECODER_CALL_Z_a16 \
849 begin \
       RISC_OPCODE[2] = LD_XPC; \
       RISC_OPCODE[3] = LD_TPC; \
851
       if (FLAG[7]) \
852
       begin \
853
           RISC_OPCODE[5] = DEC_SP; \
           RISC_OPCODE[6] = LD_SPPCh; \
855
           RISC_OPCODE[7] = DEC_SP; \
856
           RISC_OPCODE[8] = LD_SPPC1; \
857
           RISC_OPCODE[9] = JP_Z_TX; \
858
       end \
859
       NUM_Tcnt = FLAG[7] ? 6'd24 : 6'd12; \
860
861 end
862
  `define DECODER_CALL_NZ_a16 \
```

```
begin \
       RISC_OPCODE[2] = LD_XPC; \
865
       RISC_OPCODE[3] = LD_TPC; \
866
       if (!FLAG[7]) \
867
       begin \
868
           RISC_OPCODE[5] = DEC_SP; \
869
           RISC_OPCODE[6] = LD_SPPCh; \
870
           RISC_OPCODE[7] = DEC_SP; \
871
           RISC_OPCODE[8] = LD_SPPC1; \
           RISC_OPCODE[9] = JP_NZ_TX; \
873
       end \
874
       NUM_Tcnt = FLAG[7] ? 6'd12 : 6'd24; \
876 end
877
   `define DECODER_CALL_C_a16 \
878
  begin \
879
       RISC_OPCODE[2] = LD_XPC; \
880
       RISC_OPCODE[3] = LD_TPC; \
881
       if (FLAG[4]) \
882
       begin \
883
           RISC_OPCODE[5] = DEC_SP; \
884
           RISC_OPCODE[6] = LD_SPPCh; \
885
           RISC_OPCODE[7] = DEC_SP; \
886
           RISC_OPCODE[8] = LD_SPPC1; \
887
           RISC_OPCODE[9] = JP_C_TX; \
888
       end \
889
       NUM_Tcnt = FLAG[4] ? 6'd24 : 6'd12; \
890
891
  end
892
   `define DECODER_CALL_NC_a16 \
  begin \
894
       RISC_OPCODE[2] = LD_XPC; \
895
       RISC_OPCODE[3] = LD_TPC; \
896
```

```
if (!FLAG[4]) \
897
       begin \
898
           RISC_OPCODE[5] = DEC_SP; \
899
           RISC_OPCODE[6] = LD_SPPCh; \
900
           RISC_OPCODE[7] = DEC_SP; \
901
           RISC_OPCODE[8] = LD_SPPC1; \
902
           RISC_OPCODE[9] = JP_NC_TX; \
903
       end \
904
       NUM_Tcnt = FLAG[4] ? 6'd12 : 6'd24; \
905
906 end
907
   `define DECODER_RST(addr) \
909 begin \
       RISC_OPCODE[2] = DEC_SP; \
910
       RISC_OPCODE[3] = LD_SPPCh; \
911
       RISC_OPCODE[4] = DEC_SP; \
912
       RISC_OPCODE[5] = LD_SPPC1; \
913
       RISC_OPCODE[6] = RST_``addr; \
914
       NUM_Tcnt = 6'd16; \
915
916 end
917
918 // Read/Write timing is important for TIMER
919 `define DECODER_LDH_a8_A \
920 begin \
       RISC_OPCODE[1] = LD_TPC; \
921
       RISC_OPCODE[3] = LD_HTA; \
922
       NUM_Tcnt = 6'd12; \
923
  end
925
  `define DECODER_LDH_A_a8 \
927 begin \
       RISC_OPCODE[1] = LD_TPC; \
928
       RISC_OPCODE[3] = LD_AHT; \
929
```

```
NUM_Tcnt = 6'd12; \
930
931
  end
932
   `define DECODER_LDH_C_A \
933
934 begin \
       RISC_OPCODE[2] = LD_HCA; \
935
       NUM_Tcnt = 6'd8; \
936
937 end
938
939 'define DECODER_LDH_A_C \
940 begin \
       RISC_OPCODE[2] = LD_AHC; \
941
       NUM_Tcnt = 6'd8; \
942
943 end
944
945 *define DECODER_ADD_SP_R8 \
946 begin \
        RISC_OPCODE[1] = LD_TPC; \
        RISC_OPCODE[3] = ADD_SPT; \
948
        NUM_Tcnt = 6'd16; \
950 end
951
952 `define DECODER_LD_HL_SPR8 \
953 begin \
       RISC_OPCODE[1] = LD_TPC; \
954
       RISC_OPCODE[3] = LD_HL_SPR8; \
       NUM_Tcnt = 6'd12; \
956
  end
958
  `define DECODER_LD_a16_SP \
960 begin \
       RISC_OPCODE[1] = LD_XPC; \
961
       RISC_OPCODE[3] = LD_TPC; \
962
```

```
RISC_OPCODE[6] = LD_TXSP1; \
963
       RISC_OPCODE[7] = INC_TX; \
964
       RISC_OPCODE[8] = LD_TXSPh; \
965
       NUM_Tcnt = 6'd20; \
966
967 end
968
969 `define DECODER_LD_a16_A \
970 begin \
       RISC_OPCODE[1] = LD_XPC; \
971
       RISC_OPCODE[3] = LD_TPC; \
972
       RISC_OPCODE[5] = LD_TXA; \
973
       NUM_Tcnt = 6'd16; \
975 end
976
977 *define DECODER_LD_A_a16 \
978 begin \
       RISC_OPCODE[1] = LD_XPC; \
979
       RISC_OPCODE[3] = LD_TPC; \
980
       RISC_OPCODE[5] = LD_ATX; \
981
       NUM_Tcnt = 6'd16; \
983 end
984
  `define DECODER_CB_ALU_op_MEM_HL(op) \
986 begin \
        RISC_OPCODE[2] = LD_THL; \
987
        RISC_OPCODE[3] = ``op``_T; \
        RISC_OPCODE[4] = LD_HLT; \
989
        NUM_Tcnt = 6'd12; \
991 end
opacine DECODER_CB_BIT_op_b_n(op, b, n) \
994 begin \
       RISC_OPCODE[0] = ``op```b``_``n; \
```

```
end
996
997
    // Cycle count is wrong on the html
998
   `define DECODER_CB_BIT_op_b_MEM_HL(op, b) \
999
   begin \
1000
       RISC_OPCODE[1] = LD_THL; \
1001
       RISC_OPCODE[2] = ``op```b``_T; \
1002
       NUM_Tcnt = 6'd8; \
1003
1004 end
1005
   `define DECODER_CB_RES_SET_op_b_MEM_HL(op, b) \
1007 begin \
       RISC_OPCODE[1] = LD_THL; \
1008
       RISC_OPCODE[2] = ``op```b``_T; \
1009
       RISC_OPCODE[3] = LD_HLT; \
1010
       NUM_Tcnt = 6'd12; \
1011
1012 end
1013
   `define DECODER_INTR(addr)\
1014
1015 begin \
       RISC_OPCODE[0] = DI; \
1016
       RISC_OPCODE[1] = DEC_SP; \
1017
       RISC_OPCODE[2] = LD_SPPCh; \
1018
       RISC_OPCODE[3] = LATCH_INTQ; \
1019
       RISC_OPCODE[4] = RST_IF; \
       RISC_OPCODE[5] = DEC_SP; \
1021
       RISC_OPCODE[6] = LD_SPPC1; \
       RISC_OPCODE[7] = RST_``addr; \
1023
       NUM_Tcnt = 6'd20; \
1024
1025 end
1026
```

Listing C.3: GB\_Z80\_DECODER.vh

```
/* This are the ALU OPCODEs */
2 ifndef GB_Z80_ALU_H
    `define GB_Z80_ALU_H
5 typedef enum
6 {
      ALU_NOP,
      ALU_ADD,
      ALU_ADC,
      ALU_SUB,
      ALU_SBC,
11
      ALU_CP,
      ALU_AND,
13
      ALU_OR,
      ALU_XOR,
15
      ALU_INC,
      ALU_DEC,
17
      ALU_CPL,
      ALU_BIT,
19
      ALU_SET,
      ALU_RES,
21
      ALU_INC16, // 16 bit alu operation
      ALU_DEC16, // 16 bit alu operation
      ALU_DAA,
24
25
      /* Shifter Operations */
      SHIFTER_SWAP,
27
      SHIFTER_RLC,
28
      SHIFTER_RL,
29
      SHIFTER_RRC,
```

```
SHIFTER_RR,
SHIFTER_SLA,
SHIFTER_SRA,
SHIFTER_SRA
SHIFTER_SRL

GB_Z80_ALU_OPCODE;

endif
```

Listing C.4: GB\_Z80\_ALU.vh

```
1 `timescale 1ns / 1ns
3 // include "PPU.vh"
4 define NO_BOOT O
6 module PPU3
7 (
      input logic clk,
      input logic rst,
      input logic [15:0] ADDR,
      input logic WR,
12
      input logic RD,
13
      input logic [7:0] MMIO_DATA_out,
14
      output logic [7:0] MMIO_DATA_in,
16
      output logic IRQ_V_BLANK,
17
      output logic IRQ_LCDC,
18
      output logic [1:0] PPU_MODE,
20
21
      output logic PPU_RD,
22
      output logic [15:0] PPU_ADDR,
```

```
input logic [7:0] PPU_DATA_in,
25
      output logic [1:0] PX_OUT,
26
      output logic PX_valid
27
28);
30 logic [7:0] LCDC, STAT, SCX, SCY, LYC, DMA, BGP, OBPO, OBP1, WX, WY; //
     Register alias
32 logic [7:0] FF40, FF40_NEXT;
33 assign LCDC = FF40;
35 logic [7:0] FF41, FF41_NEXT;
36 assign STAT = FF41;
38 logic [7:0] FF42, FF42_NEXT;
39 assign SCY = FF42;
41 logic [7:0] FF43, FF43_NEXT;
42 assign SCX = FF43;
44 logic [7:0] FF44;
46 logic [7:0] FF45, FF45_NEXT;
47 assign LYC = FF45;
49 logic [7:0] FF46, FF46_NEXT;
so assign DMA = FF46;
52 logic [7:0] FF47, FF47_NEXT;
assign BGP = FF47;
55 logic [7:0] FF48, FF48_NEXT;
```

```
assign OBPO = {FF48[7:2], 2'b00}; // Last 2 bits are not used
58 logic [7:0] FF49, FF49_NEXT;
59 assign OBP1 = {FF49[7:2], 2'b00};
61 logic [7:0] FF4A, FF4A_NEXT;
62 assign WY = FF4A;
64 logic [7:0] FF4B, FF4B_NEXT;
65 assign WX = FF4B;
66
67 typedef enum {OAM_SEARCH, RENDER, H_BLANK, V_BLANK} PPU_STATE_t;
69 PPU_STATE_t PPU_STATE, PPU_STATE_NEXT;
71 // Current Coordinates
_{\rm 72} logic [7:0] LX, LX_NEXT; // LX starts from 0, LCD starts from LX + SCX & 7
73 logic [7:0] LY, LY_NEXT;
74 assign FF44 = LY;
77 // OAM Machine
78 logic OAM_SEARCH_GO;
79 logic [15:0] OAM_SEARCH_PPU_ADDR;
81 // BGWD Machine
82 logic BGWD_RENDER_GO;
83 logic SHIFT_REG_GO;
85 // Current Rendering Tile Map Pattern Number
86 logic [7:0] BG_MAP;
87 logic [7:0] WD_MAP;
88 logic [7:0] SP_MAP;
```

```
90 // PPU Running Counter for every 60Hz refresh
91 shortint unsigned PPU_CNT, PPU_CNT_NEXT;
92 logic [2:0] SCX_CNT, SCX_CNT_NEXT;
94 //assign IRQ_V_BLANK = (LY == 144 && PPU_CNT == 0);
96 // Sprite Logic
97 logic isSpriteOnLine;
98 assign isSpriteOnLine = (((PPU_DATA_in + (LCDC[2] << 3)) > (LY + 8)) && (
      PPU_DATA_in <= (LY + 16)));
99 logic [3:0] sp_table_cnt; //sp_table_cnt_next;
100 logic [5:0] sp_name_table [0:9]; //logic [5:0] sp_name_table_next [0:9];
101 logic [7:0] sp_name_table_x [0:9];
102
103 genvar sp_n_gi;
104 generate
for (sp_n_gi = 0; sp_n_gi < 10; sp_n_gi++)</pre>
106 begin : sp_n_gen
      assign sp_name_table_x[sp_n_gi] = {sp_name_table[sp_n_gi], 2'b00};
108 end
109 endgenerate
110
111 logic [7:0] sp_y_table [0:9];
                                    //logic [7:0] sp_y_table_next [0:9];
logic [7:0] sp_x_table [0:9];
                                    //logic [7:0] sp_x_table_next [0:9];
logic sp_found; //sp_found_next; // Search Result
114 logic isHitSP; // is there a sprite to fetch on current X?
115 logic [3:0] sp_to_fetch;
116 logic [9:0] sp_not_used, sp_not_used_next; // which sprite has been used
117 logic SP_RENDER_GO;
//logic [15:0] SPRITE_PPU_ADDR;
119 logic [9:0] SP_SHIFT_REG_LOAD;
120 logic [8:0] SP_TILE_DATAO, SP_TILE_DATA1;
```

```
logic [1:0] SP_PX_MAP [9:0];
122 logic [3:0] SP_NEXT_SLOT, SP_NEXT_SLOT_NEXT;
123 logic [2:0] SP_CNT;
124 logic [7:0] SP_FLAG;
125 logic [1:0] SP_PRIPN [0:9];
126 logic [1:0] SP_PRIPN_NEXT [0:9];
127
128 PPU_SHIFT_REG SP_SHIFT_REG9(.clk(clk), .rst(rst), .data('{SP_TILE_DATA1,
     SP_TILE_DATAO}), .go(SHIFT_REG_GO), .load(SP_SHIFT_REG_LOAD[9]), .q(
     SP_PX_MAP[9]));
129 PPU_SHIFT_REG SP_SHIFT_REG8(.clk(clk), .rst(rst), .data('{SP_TILE_DATA1,
     SP_TILE_DATAO}), .go(SHIFT_REG_GO), .load(SP_SHIFT_REG_LOAD[8]), .q(
     SP_PX_MAP[8]));
130 PPU_SHIFT_REG SP_SHIFT_REG7(.clk(clk), .rst(rst), .data('{SP_TILE_DATA1,
     SP_TILE_DATAO}), .go(SHIFT_REG_GO), .load(SP_SHIFT_REG_LOAD[7]), .q(
     SP_PX_MAP[7]);
131 PPU_SHIFT_REG SP_SHIFT_REG6(.clk(clk), .rst(rst), .data('{SP_TILE_DATA1,
     SP_TILE_DATAO}), .go(SHIFT_REG_GO), .load(SP_SHIFT_REG_LOAD[6]), .q(
     SP_PX_MAP[6]));
PPU_SHIFT_REG SP_SHIFT_REG5(.clk(clk), .rst(rst), .data('{SP_TILE_DATA1,
     SP_TILE_DATAO}), .go(SHIFT_REG_GO), .load(SP_SHIFT_REG_LOAD[5]), .q(
     SP_PX_MAP[5]));
133 PPU_SHIFT_REG SP_SHIFT_REG4(.clk(clk), .rst(rst), .data('{SP_TILE_DATA1,
     SP_TILE_DATAO}), .go(SHIFT_REG_GO), .load(SP_SHIFT_REG_LOAD[4]), .q(
     SP_PX_MAP[4]));
134 PPU_SHIFT_REG SP_SHIFT_REG3(.clk(clk), .rst(rst), .data('{SP_TILE_DATA1,
     SP_TILE_DATAO}), .go(SHIFT_REG_GO), .load(SP_SHIFT_REG_LOAD[3]), .q(
     SP_PX_MAP[3]));
135 PPU_SHIFT_REG SP_SHIFT_REG2(.clk(clk), .rst(rst), .data('{SP_TILE_DATA1,
     SP_TILE_DATAO}), .go(SHIFT_REG_GO), .load(SP_SHIFT_REG_LOAD[2]), .q(
     SP_PX_MAP[2]));
136 PPU_SHIFT_REG SP_SHIFT_REG1(.clk(clk), .rst(rst), .data('{SP_TILE_DATA1,
     SP_TILE_DATAO}), .go(SHIFT_REG_GO), .load(SP_SHIFT_REG_LOAD[1]), .q(
```

```
SP_PX_MAP[1]));
137 PPU_SHIFT_REG SP_SHIFT_REGO(.clk(clk), .rst(rst), .data('{SP_TILE_DATA1,
      SP_TILE_DATAO}), .go(SHIFT_REG_GO), .load(SP_SHIFT_REG_LOAD[O]), .q(
      SP_PX_MAP[0]));
138
139 // Fetch Logic
140 localparam OAM_BASE = 16'hFE00;
141 logic [15:0] VRAM_DATA_BASE;
142 assign VRAM_DATA_BASE = LCDC[4] ? 16'h8000 : 16'h9000;
^{144} // LY + SCY is the effictive Y for Background, LX - 8 is the effective X
      for Background
^{145} // LY - WY is the effective Y for Window, LX - WX - 1 is the effective X
      for Window
146 define GET_BG_TILE_ON_LINE_AT_x(x) (16 h9800 | {LCDC[3], 10 b0}) | {((LY
      + SCY) & 8'hF8), 2'b00} | (((``x + SCX) & 8'hF8) >> 3)
'define GET_xth_BG_TILE_DATAO(x) LCDC[4] ? VRAM_DATA_BASE + {``x, 4'b0} |
      \{(LY + SCY) \& 7, 1'b0\} : VRAM_DATA_BASE - \{``x[7], 11'b0\} + \{``x[6:0],
      4'b0} | {(LY + SCY) & 8'h07, 1'b0}
148 define GET_xth_BG_TILE_DATA1(x) LCDC[4] ? VRAM_DATA_BASE + {``x, 4'b0} |
      \{(LY + SCY) \& 7, 1'b1\} : VRAM_DATA_BASE - \{``x[7], 11'b0\} + \{``x[6:0], 
      4'b0} | {(LY + SCY) & 8'h07, 1'b1}
'define GET_WD_TILE_ON_LINE_AT_x(x) (16'h9800 | {LCDC[6], 10'b0}) | {((LY
      - WY) & 8'hF8), 2'b00} | (((``x - WX - 1) & 8'hF8) >> 3)
'define GET_xth_WD_TILE_DATAO(x) LCDC[4] ? VRAM_DATA_BASE + {``x, 4'b0} |
      \{(LY - WY) \& 7, 1'b0\} : VRAM_DATA_BASE - \{``x[7], 11'b0\} + \{``x[6:0], 4'
      b0} | {(LY - WY) & 8'h07, 1'b0}
151 define GET_xth_WD_TILE_DATA1(x) LCDC[4] ? VRAM_DATA_BASE + {``x, 4'b0} |
      \{(LY - WY) \& 7, 1'b1\} : VRAM_DATA_BASE - \{``x[7], 11'b0\} + \{``x[6:0], 4'
      b0} | {(LY - WY) & 8'h07, 1'b1}
152 `define GET_xth_SP_TILE_DATAO(x) SP_FLAG[6] ? 16'h8000 + ({``x, 4'b0} |
      (((8 + (LCDC[2] << 3) + sp_y_table[sp_to_fetch] - LY - 16 - 1) & 15) <<
       1)) : 16'h8000 + ({``x, 4'b0} | (((LY + 16 - sp_y_table[sp_to_fetch])
```

```
& 15) << 1))
153 'define GET_xth_SP_TILE_DATA1(x) SP_FLAG[6] ? 16'h8000 + ({``x, 4'b0} |
      (((8 + (LCDC[2] << 3) + sp_y_table[sp_to_fetch] - LY - 16 - 1) & 15) <<
       1)) + 1 : 16'h8000 + ({^*x, 4'b0} | (((LY + 16 - sp_y_table[
      sp_to_fetch]) & 15) << 1)) + 1</pre>
154
155 logic isHitWD;
157 // Fetched Data
158 logic [15:0] BGWD_PPU_ADDR;
//logic bgwd_to_fetch;
160 logic [2:0] BGWD_CNT;
161 logic [7:0] BGWD_MAP;
162 logic [7:0] BGWD_TILE_DATAO, BGWD_TILE_DATA1;
163 logic isFetchWD, isFetchWD_NEXT;
logic FIRST_FETCH_WD_DONE, FIRST_FETCH_WD_DONE_NEXT;
165 logic [1:0] BGWD_PX_MAP_A, BGWD_PX_MAP_B;
166 logic BGWD_SHIFT_REG_SEL, BGWD_SHIFT_REG_SEL_NEXT; // 0 selects A, 1
      selects B, selected shift register will run, unselected one will load
167 logic [1:0] BGWD_SHIFT_REG_LOAD;
169 PPU_SHIFT_REG BGWD_SHIFT_REG_A (.clk(clk), .rst(rst), .data('{
      BGWD_TILE_DATA1, BGWD_TILE_DATAO}), .go(SHIFT_REG_GO &&!
      BGWD_SHIFT_REG_SEL), .load(BGWD_SHIFT_REG_LOAD[0]), .q(BGWD_PX_MAP_A));
PPU_SHIFT_REG BGWD_SHIFT_REG_B (.clk(clk), .rst(rst), .data('{
      BGWD_TILE_DATA1, BGWD_TILE_DATAO}), .go(SHIFT_REG_GO &&
      BGWD_SHIFT_REG_SEL), .load(BGWD_SHIFT_REG_LOAD[1]), .q(BGWD_PX_MAP_B));
172 // Display Logic
173
174 logic [1:0] BGWD_PX_MAP;
assign BGWD_PX_MAP = BGWD_SHIFT_REG_SEL ? BGWD_PX_MAP_B : BGWD_PX_MAP_A;
176 logic [1:0] BGWD_PX_DATA;
```

```
177
assign BGWD_PX_DATA = {BGP[{BGWD_PX_MAP, 1'b1}],BGP[{BGWD_PX_MAP, 1'b0}]};
179
180 always_comb
181 begin
       PX_OUT = BGWD_PX_DATA;
182
       if (LCDC[1]) // Sprite Display?
183
       begin
184
           for (int i = 9 ; i > -1 ; i --)
185
186
           begin
               if (SP_PRIPN[i][1] && (SP_PX_MAP[i] != 2'b00)) // SP below
187
      BGWD
               begin
188
                    PX_OUT = SP_PRIPN[i][0] ? {OBP1[{SP_PX_MAP[i], 1'b1}],
189
      OBP1[{SP_PX_MAP[i], 1'b0}]} : {OBP0[{SP_PX_MAP[i], 1'b1}], OBP0[{
      SP_PX_MAP[i], 1'b0}];
               end
190
           end
191
        end
192
        if (LCDC[0]) // BG Display?
193
        begin
194
           PX_OUT = (BGWD_PX_MAP == 2'b00) ? PX_OUT : BGWD_PX_DATA;
195
        end
196
        if (LCDC[1]) // Sprite Display?
197
        begin
198
           for (int i = 9 ; i > -1 ; i --)
199
           begin
200
               if (!SP_PRIPN[i][1] && (SP_PX_MAP[i] != 2'b00)) // SP above
201
      BGWD
               begin
202
                   PX_OUT = SP_PRIPN[i][0] ? {OBP1[{SP_PX_MAP[i], 1'b1}],
203
      OBP1[{SP_PX_MAP[i], 1'b0}]} : {OBP0[{SP_PX_MAP[i], 1'b1}], OBP0[{
      SP_PX_MAP[i], 1'b0}];
```

```
end
204
           end
205
        end
206
  end
207
208
209
210 logic BGWD_SHIFT_REG_A_VALID, BGWD_SHIFT_REG_A_VALID_NEXT;
211 logic BGWD_SHIFT_REG_B_VALID, BGWD_SHIFT_REG_B_VALID_NEXT;
212
213 logic [2:0] RENDER_CNT, RENDER_CNT_NEXT;
214
215 /* STAT Interrupts */
216 logic IRQ_STAT, IRQ_STAT_NEXT; // The Internal IRQ signal, IRQ LCDC
      Triggered on the rising edge of this
217
218 always_ff @(posedge clk)
219 begin
      if (rst) IRQ_STAT <= 0;</pre>
       else IRQ_STAT <= IRQ_STAT_NEXT;</pre>
221
222 end
223
224 always_comb
225 begin
226 IRQ_STAT_NEXT = (FF41_NEXT[6] && LY == LYC) ||
                    (FF41_NEXT[3] && PPU_STATE == H_BLANK) ||
227
                    (FF41_NEXT[5] && PPU_STATE == OAM_SEARCH) ||
                    ((FF41_NEXT[4] || FF41_NEXT[5]) && PPU_STATE == V_BLANK);
220
230 IRQ_STAT_NEXT = IRQ_STAT_NEXT & LCDC[7];
231 end
233 assign IRQ_LCDC = IRQ_STAT_NEXT && !IRQ_STAT;
234
235 /* Register State Machine */
```

```
236 always_ff @(posedge clk)
237 begin
     if (rst)
238
       begin
239
           FF40 <= `NO_BOOT ? 8'h91 : 0;
240
           FF41 <= 0;
241
           FF42 <= 0;
242
           FF43 <= 0;
243
           FF45 <= 0;
244
           FF46 <= 0;
245
           FF47 <= `NO_BOOT ? 8'hFC : 0;
246
           FF48 <= `NO_BOOT ? 8'hFF : 0;
247
           FF49 <= `NO_BOOT ? 8'hFF : 0;
248
           FF4A <= 0;
249
           FF4B <= 0;
250
       end
251
       else
252
       begin
253
           FF40 <= FF40_NEXT;
254
           FF41 <= FF41_NEXT;
           FF42 <= FF42_NEXT;
256
           FF43 <= FF43_NEXT;
257
           FF45 <= FF45_NEXT;
258
           FF46 <= FF46_NEXT;
           FF47 <= FF47_NEXT;
260
           FF48 <= FF48_NEXT;
261
           FF49 <= FF49_NEXT;
262
           FF4A <= FF4A_NEXT;
263
           FF4B <= FF4B_NEXT;
264
       end
266 end
267
268 always_comb
```

```
269 begin
      FF40_NEXT = (WR && (ADDR == 16'hFF40)) ? MMIO_DATA_out : FF40;
270
       FF41_NEXT = (WR && (ADDR == 16'hFF41)) ? {MMIO_DATA_out [7:3], FF41
271
      [2:0]} : {FF41[7:3], LYC == LY, PPU_MODE};
      FF42_NEXT = (WR && (ADDR == 16'hFF42)) ? MMIO_DATA_out : FF42;
272
      FF43_NEXT = (WR && (ADDR == 16'hFF43)) ? MMIO_DATA_out : FF43;
273
      FF45_NEXT = (WR && (ADDR == 16'hFF45)) ? MMIO_DATA_out : FF45;
274
       FF46_NEXT = (WR && (ADDR == 16'hFF46)) ? MMIO_DATA_out : FF46;
275
      FF47_NEXT = (WR && (ADDR == 16'hFF47)) ? MMIO_DATA_out : FF47;
276
      FF48_NEXT = (WR && (ADDR == 16'hFF48)) ? MMIO_DATA_out : FF48;
277
       FF49_NEXT = (WR && (ADDR == 16'hFF49)) ? MMIO_DATA_out : FF49;
278
       FF4A_NEXT = (WR && (ADDR == 16'hFF4A)) ? MMIO_DATA_out : FF4A;
279
      FF4B_NEXT = (WR && (ADDR == 16'hFF4B)) ? MMIO_DATA_out : FF4B;
280
281
       case (ADDR)
           16'hFF40: MMIO_DATA_in = FF40;
282
           16'hFF41: MMIO_DATA_in = {1'b1, FF41[6:0]};
283
           16'hFF42: MMIO_DATA_in = FF42;
284
           16'hFF43: MMIO_DATA_in = FF43;
285
           16'hFF44: MMIO_DATA_in = FF44;
286
           16'hFF45: MMIO_DATA_in = FF45;
287
           16'hFF46: MMIO_DATA_in = FF46;
288
           16'hFF47: MMIO_DATA_in = FF47;
289
           16'hFF48: MMIO_DATA_in = FF48;
290
           16'hFF49: MMIO_DATA_in = FF49;
           16'hFF4A: MMIO_DATA_in = FF4A;
292
           16'hFF4B: MMIO_DATA_in = FF4B;
293
           default : MMIO_DATA_in = 8'hFF;
294
295
       endcase
296 end
297
298 /* PPU State Machine */
299 always_ff @(posedge clk)
300 begin
```

```
if (rst)
301
302
        begin
             PPU_STATE <= V_BLANK;
303
             LX <= 0;
304
             LY <= 8'h91;
305
             PPU_CNT <= 0;
306
307
             sp_not_used <= 10'b11_1111_1111;</pre>
308
             SCX_CNT <= 0;
309
             isFetchWD <= 0;</pre>
310
             FIRST_FETCH_WD_DONE <= 0;</pre>
311
312
             BGWD_SHIFT_REG_SEL <= 0;
313
             BGWD_SHIFT_REG_A_VALID <= 0;
314
             BGWD_SHIFT_REG_B_VALID <= 0;</pre>
315
316
             RENDER_CNT <= 0;</pre>
317
318
             SP_NEXT_SLOT <= 0;
319
             for (int i = 0; i < 10; i++) SP_PRIPN[i] <= 0;</pre>
321
322
        end
323
        else
        begin
325
             PPU_STATE <= PPU_STATE_NEXT;</pre>
326
             LX <= LX_NEXT;
327
             LY <= LY_NEXT;
328
             PPU_CNT <= PPU_CNT_NEXT;</pre>
329
330
             sp_not_used <= sp_not_used_next;</pre>
331
             SCX_CNT <= SCX_CNT_NEXT;</pre>
332
333
```

```
isFetchWD <= isFetchWD_NEXT;</pre>
334
            FIRST_FETCH_WD_DONE <= FIRST_FETCH_WD_DONE_NEXT;</pre>
335
336
            BGWD_SHIFT_REG_SEL <= BGWD_SHIFT_REG_SEL_NEXT;</pre>
337
            BGWD_SHIFT_REG_A_VALID <= BGWD_SHIFT_REG_A_VALID_NEXT;</pre>
338
            BGWD_SHIFT_REG_B_VALID <= BGWD_SHIFT_REG_B_VALID_NEXT;</pre>
339
340
            RENDER_CNT <= RENDER_CNT_NEXT;</pre>
341
342
343
            SP_NEXT_SLOT <= SP_NEXT_SLOT_NEXT;</pre>
344
            for (int i = 0; i < 10; i++) SP_PRIPN[i] <= SP_PRIPN_NEXT[i];</pre>
345
346
347
        end
348 end
350 always_comb
351 begin
       // Registers Defualts
352
       PPU_STATE_NEXT = PPU_STATE;
353
       LX_NEXT = LX;
354
       LY_NEXT = LY;
355
       PPU_CNT_NEXT = PPU_CNT;
356
358
        SCX_CNT_NEXT = SCX_CNT;
359
360
       sp_not_used_next = sp_not_used;
361
362
        isFetchWD_NEXT = isFetchWD;
363
       FIRST_FETCH_WD_DONE_NEXT = FIRST_FETCH_WD_DONE;
364
365
       BGWD_SHIFT_REG_SEL_NEXT = BGWD_SHIFT_REG_SEL;
366
```

```
BGWD_SHIFT_REG_A_VALID_NEXT = BGWD_SHIFT_REG_A_VALID;
367
       BGWD_SHIFT_REG_B_VALID_NEXT = BGWD_SHIFT_REG_B_VALID;
368
369
       RENDER_CNT_NEXT = RENDER_CNT;
370
371
       SP_NEXT_SLOT_NEXT = SP_NEXT_SLOT;
372
373
       for (int i = 0; i < 10; i++) SP_PRIPN_NEXT[i] = SP_PRIPN[i];</pre>
374
375
       // Combinational Defaults
376
       PPU_ADDR = 0;
377
       PPU_RD = 0;
378
       PPU_MODE = 2'b01; // VBLANK
379
380
       OAM\_SEARCH\_GO = O;
381
       BGWD_RENDER_GO = O;
383
       isHitWD = (WY \le LY) \&\& (LX == WX + 1) \&\& LCDC[5];
384
385
       SP_RENDER_GO = 0;
       SP_SHIFT_REG_LOAD = 0;
387
388
       SHIFT_REG_GO = 0;
389
       BGWD_SHIFT_REG_LOAD = 2'b00;
391
       PX_valid = 0;
392
393
       IRQ_V_BLANK = 0;
394
395
       if (LCDC[7]) // LCD Enable
       begin
397
            PPU_CNT_NEXT = PPU_CNT + 1;
398
            unique case (PPU_STATE)
399
```

```
OAM_SEARCH:
400
                begin
401
                    PPU_MODE = 2'b10;
402
                    PPU_RD = 1;
403
                    OAM_SEARCH_GO = 1;
404
                    PPU_ADDR = PPU_CNT[0] ? OAM_BASE + (PPU_CNT << 1) - 1 :
405
      OAM_BASE + (PPU_CNT << 1);</pre>
                     sp_not_used_next = 10'b11_1111_1111;
406
                    if (PPU_CNT == 79) PPU_STATE_NEXT = RENDER;
407
408
                end
409
                RENDER:
410
                begin
411
                    PPU_MODE = 2'b11;
412
                    PPU_RD = 1;
413
                    if (isHitWD && !isFetchWD)
414
415
                    begin
                         RENDER_CNT_NEXT = 0;
416
                         BGWD_SHIFT_REG_A_VALID_NEXT = 0;
417
                         BGWD_SHIFT_REG_B_VALID_NEXT = 0;
418
                         isFetchWD_NEXT = 1;
419
420
                     end
                     else if ((!BGWD_SHIFT_REG_A_VALID || !
421
      BGWD_SHIFT_REG_B_VALID) && RENDER_CNT <= 6)
                     begin
422
                         BGWD_RENDER_GO = 1;
423
                         if (!isFetchWD)
424
425
                         begin
                             unique case (BGWD_CNT)
426
                                  O: PPU_ADDR = `GET_BG_TILE_ON_LINE_AT_x(LX);
427
                                  1: PPU_ADDR = `GET_xth_BG_TILE_DATAO(BGWD_MAP)
428
                                  2: PPU_ADDR = `GET_xth_BG_TILE_DATA1(BGWD_MAP)
429
```

```
3,4,5:;
430
                             endcase
431
                        end
432
                        else
433
                        begin
434
                             unique case (BGWD_CNT)
435
                                 O: PPU_ADDR = `GET_WD_TILE_ON_LINE_AT_x(LX + {
436
      FIRST_FETCH_WD_DONE, 3'b00});
                                 1: PPU_ADDR = `GET_xth_WD_TILE_DATAO(BGWD_MAP)
437
      ;
                                 2: PPU_ADDR = `GET_xth_WD_TILE_DATA1(BGWD_MAP)
                                 3,4,5:;
439
                             endcase
440
                         end
                        if (BGWD_CNT == (5 \& {2'b11, !isHitSP})) // Why sprite
442
       will only stall 5 - LX & 7 ?
                        begin
443
                             if (BGWD_SHIFT_REG_SEL)
                             begin
445
                                 BGWD_SHIFT_REG_A_VALID_NEXT = 1;
446
                                 BGWD_SHIFT_REG_LOAD[0] = 1;
447
                             end
                             else
449
                             begin
                                 BGWD_SHIFT_REG_B_VALID_NEXT = 1;
451
                                 BGWD_SHIFT_REG_LOAD[1] = 1;
                             end
453
                             if (!BGWD_SHIFT_REG_A_VALID && !
454
      BGWD_SHIFT_REG_B_VALID) BGWD_SHIFT_REG_SEL_NEXT = !BGWD_SHIFT_REG_SEL;
                             if (isFetchWD) FIRST_FETCH_WD_DONE_NEXT = 1;
455
                        end
456
```

```
end
457
                    else if (isHitSP)
458
                    begin
459
                        SP_RENDER_GO = 1;
460
                        unique case (SP_CNT)
461
                            0: PPU_ADDR = OAM_BASE + sp_name_table_x[
462
      sp_to_fetch] + 2; // Get Pattern Number
                            1: PPU_ADDR = OAM_BASE + sp_name_table_x[
      sp_to_fetch] + 3; // Get Attributes
                            2,3: PPU_ADDR = `GET_xth_SP_TILE_DATAO(LCDC[2] ? {
464
      SP_MAP[7:1], 1'b0 : SP_MAP);
                            4,5: PPU_ADDR = `GET_xth_SP_TILE_DATA1(LCDC[2] ? {
      SP_MAP[7:1], 1'b0} : SP_MAP);
466
                        endcase
                        if (SP_CNT == 5)
467
                        begin
468
                            sp_not_used_next[sp_to_fetch] = 0;
469
                            SP_SHIFT_REG_LOAD[SP_NEXT_SLOT] = 1;
470
                            SP_PRIPN_NEXT[SP_NEXT_SLOT] = {SP_FLAG[7], SP_FLAG
471
      [4]};
                            SP_NEXT_SLOT_NEXT = SP_NEXT_SLOT + 1;
472
473
                        end
                    end
474
                    if ((BGWD_SHIFT_REG_A_VALID || BGWD_SHIFT_REG_B_VALID) &&
476
      !isHitSP && !(isHitWD && !isFetchWD))
                    begin
477
                        RENDER_CNT_NEXT = RENDER_CNT + 1;
478
                        SHIFT_REG_GO = 1;
479
480
                        if (SCX_CNT != (SCX & 7)) SCX_CNT_NEXT = SCX_CNT + 1;
481
482
                        else
                        begin
483
```

```
LX_NEXT = LX + 1;
484
                              if (LX >= 8)
485
                                  PX_valid = 1; // On screen
486
                         end
487
488
                         if (RENDER_CNT == 7)
489
                         begin
490
                              BGWD_SHIFT_REG_SEL_NEXT = !BGWD_SHIFT_REG_SEL;
491
                              if (BGWD_SHIFT_REG_SEL == 0)
492
      BGWD_SHIFT_REG_A_VALID_NEXT = 0;
                              else BGWD_SHIFT_REG_B_VALID_NEXT = 0;
493
494
                         end
                     end
495
496
                    if(LX_NEXT == 160 + 8) // Start of Horizontal Blank
497
                     begin
498
                         PPU_STATE_NEXT = H_BLANK;
499
                         isFetchWD_NEXT = 0;
500
                         FIRST_FETCH_WD_DONE_NEXT = 0;
501
                         BGWD_SHIFT_REG_A_VALID_NEXT = 0;
502
                         BGWD_SHIFT_REG_B_VALID_NEXT = 0;
503
                         RENDER_CNT_NEXT = 0;
504
                         sp_not_used_next = 10'b11_1111_1111;
505
                         SP_NEXT_SLOT_NEXT = 0;
506
                         SCX_CNT_NEXT = 0;
507
                     end
508
                end
509
510
                H_BLANK:
511
                begin
512
                    PPU_MODE = 2'b00;
513
                    if (PPU_CNT == 455) // end of line
514
                     begin
515
```

```
LY_NEXT = LY + 1;
516
                         LX_NEXT = 0;
517
                         PPU_CNT_NEXT = 0;
518
                         PPU_STATE_NEXT = OAM_SEARCH;
519
                         if (LY_NEXT == 144)
520
                         begin
521
                             PPU_STATE_NEXT = V_BLANK;
522
                             IRQ_V_BLANK = 1;
523
                         end
525
                    end
                end
526
527
                V_BLANK:
528
529
                begin
                    PPU_MODE = 2'b01;
530
                    /*
531
                     " Line 153 takes only a few clocks to complete (the exact
      timings are below). The rest of
                    the clocks of line 153 are spent in line 0 in mode 1! ^{"}
                    */
534
                    if (LY == 153)
                    begin
536
                         LY_NEXT = 0;
537
                         LX_NEXT = 0;
538
                    end
539
                    if (PPU_CNT == 455 && LY != 0) // end of line
540
                    begin
541
                         LY_NEXT = LY + 1;
542
                         PPU_CNT_NEXT = 0;
543
                    end
544
                    if (PPU_CNT == 455 && LY == 0)
545
546
                     begin
                         PPU_STATE_NEXT = OAM_SEARCH; // end of Vertical Blank
547
```

```
PPU_CNT_NEXT = 0;
548
549
                      end
                 end
550
            endcase
551
       end
552
       else // LCD is off
553
       begin
554
            PPU_MODE = 2'b00;
555
            LY_NEXT = 0;
556
            LX_NEXT = 0;
557
            PPU_CNT_NEXT = 0;
558
            PPU_STATE_NEXT = OAM_SEARCH;
559
            PPU_CNT_NEXT = 0;
560
561
       end
562 end
564 /* OAM Serach Machine */
always_ff @(posedge clk)
566 begin
       if (rst || PPU_STATE == H_BLANK) // reset at the end of the scanline
567
       begin
568
            sp_table_cnt <= 0;</pre>
569
            sp_found <= 0;</pre>
570
            for (int i = 0; i < 10; i ++)</pre>
            begin
                 sp_y_table[i] <= 8'hFF;</pre>
573
                 sp_x_table[i] <= 8'hFF;</pre>
574
            end
575
       end
576
       else if (OAM_SEARCH_GO)
577
       begin
578
            if (!PPU_CNT[0]) // even cycles
579
            begin
580
```

```
if (isSpriteOnLine && (sp_table_cnt < 10))</pre>
581
                begin
582
                     sp_table_cnt <= (sp_table_cnt + 1);</pre>
583
                     sp_name_table[sp_table_cnt] <= (PPU_CNT >> 1);
584
                     sp_y_table[sp_table_cnt] <= PPU_DATA_in;</pre>
585
                     sp_found <= 1;
586
                 end
587
            end
588
            else // odd cycles
589
590
            begin
                if (sp_found)
591
                begin
592
                     sp_x_table[sp_table_cnt - 1] <= PPU_DATA_in;</pre>
                 end
594
                sp_found <= 0;
595
            end
596
       end
597
598 end
599
  /* BGWD Machine */
always_ff @(posedge clk)
  begin
       if (rst || !BGWD_RENDER_GO)
603
       begin
            BGWD_CNT <= 0;
605
            BGWD_TILE_DATAO <= 0;
            BGWD_TILE_DATA1 <= 0;
607
            BGWD_MAP <= 0;
608
       end
609
610
       else
       begin
611
            BGWD_CNT <= BGWD_CNT == 5 ? 0 : BGWD_CNT + 1;
612
            unique case (BGWD_CNT)
613
```

```
0: BGWD_MAP <= PPU_DATA_in;</pre>
614
                1: BGWD_TILE_DATAO <= PPU_DATA_in;
615
                2: BGWD_TILE_DATA1 <= PPU_DATA_in;
616
                3,4,5:;
617
           endcase
618
       end
619
620 end
622 /* Sprite Machine */
always_ff @(posedge clk)
624 begin
       if (rst | PPU_STATE == H_BLANK) // reset at the end of the scanline
       begin
626
           SP_CNT <= 0;
627
           SP_TILE_DATAO <= 0;
628
           SP_TILE_DATA1 <= 0;
629
           SP_MAP <= 0;
630
           SP_FLAG <= 0;
631
       end
632
       else if (SP_RENDER_GO)
633
       begin
634
           SP_CNT \leftarrow (SP_CNT == 5) ? 0 : SP_CNT + 1;
635
           unique case (SP_CNT)
636
                0: SP_MAP <= PPU_DATA_in;</pre>
                1: SP_FLAG <= PPU_DATA_in;
638
                //2,3: if (!SP_FLAG[5]) SP_TILE_DATAO <= PPU_DATA_in; else</pre>
639
      SP_TILE_DATAO <= {<<{PPU_DATA_in}};</pre>
                //4,5: if (!SP_FLAG[5]) SP_TILE_DATA1 <= PPU_DATA_in; else
      SP_TILE_DATA1 <= {<<{PPU_DATA_in}};</pre>
                2: if (!SP_FLAG[5]) SP_TILE_DATAO <= PPU_DATA_in; else
641
      SP_TILE_DATAO <= {PPU_DATA_in[0], PPU_DATA_in[1], PPU_DATA_in[2],
      PPU_DATA_in[3], PPU_DATA_in[4], PPU_DATA_in[5], PPU_DATA_in[6],
      PPU_DATA_in[7]};
```

```
4: if (!SP_FLAG[5]) SP_TILE_DATA1 <= PPU_DATA_in; else
642
      SP_TILE_DATA1 <= {PPU_DATA_in[0], PPU_DATA_in[1], PPU_DATA_in[2],
      PPU_DATA_in[3], PPU_DATA_in[4], PPU_DATA_in[5], PPU_DATA_in[6],
      PPU_DATA_in[7]};
                3,5:;
643
            endcase
644
       end
645
646 end
647
648 always_comb
649 begin
       isHitSP = 0;
       sp_to_fetch = 0;
651
       if (LCDC[1])
652
       begin
653
           for (int i = 9; i >= 0; i--)
           begin
655
                if (sp_x_table[i] == LX && sp_not_used[i])
656
                begin
657
                     isHitSP = 1;
                     sp_to_fetch = i;
659
660
                end
           end
661
       end
663 end
665 endmodule
module PPU_SHIFT_REG
  (
668
       input clk,
669
670
       input rst,
       input logic [7:0] data [1:0],
```

```
input logic go,
672
       input logic load,
673
       output logic [1:0] q
674
675 );
676
677 logic [7:0] shift_reg [0:1];
678
always_ff @(posedge clk)
680 begin
       if (rst)
       begin
682
            shift_reg[0] <= 0;</pre>
683
            shift_reg[1] <= 0;</pre>
684
685
       end
       else if (load)
686
       begin
687
            shift_reg[0] <= data[0];</pre>
688
            shift_reg[1] <= data[1];</pre>
689
        end
690
       else
691
       begin
692
            if (go)
693
            begin
694
                 shift_reg[0][7:1] <= shift_reg[0][6:0];
                 shift_reg[0][0] <= 0;
696
                 shift_reg[1][7:1] <= shift_reg[1][6:0];
697
                 shift_reg[1][0] <= 0;
698
            end
699
       end
700
701 end
702
703 assign q = {shift_reg[1][7], shift_reg[0][7]};
704
```

Listing C.5: PPU3.sv

```
1 `timescale 1ns / 1ns
2 //
    3 /*
     This is the functional block of Sharp LR35902 AKA DMG-CPU
     Clock Frequency: 4194304(2<sup>2</sup>2) Hz
     Machine Cycle: 1048576(2^20) Hz
    Port naming based on Gameboy1-cpuboard.gif
8 */
9 //
    10 define NO_BOOT O
_{12} // All tristate signals are redesigned to be separate in/out
module LR35902
14 (
     input logic clk, // XTAL
     input logic rst, // Power On Reset
     /* Video SRAM */
17
     input logic [7:0] MD_in, // video sram data
     output logic [7:0] MD_out, // video sram data
19
     output logic [12:0] MA,
20
     output logic MWR, // high active
21
     output logic MCS, // high active
     output logic MOE, // high active
23
     /* LCD */
24
     output logic [1:0] LD, // PPU DATA 1-0
25
     output logic PX_VALID,
```

```
output logic CPG, // CONTROL
27
      output logic CP, // CLOCK
28
      output logic ST, // HORSYNC
29
      output logic CPL, // DATALCH
30
      output logic FR, // ALTSIGL
31
      output logic S, // VERTSYN
32
      /* Joy Pads */
33
      input logic P10,
      input logic P11,
      input logic P12,
      input logic P13,
37
      output logic P14,
      output logic P15,
39
      /* Serial Link */
40
      output logic S_OUT,
41
      input logic S_IN,
      input logic SCK_in, // serial link clk in
43
      output logic SCK_out, // serial link clk out
      /* Work RAM/Cartridge */
45
      output logic CLK_GC, // Game Cartridge Clock
      output logic WR, // high active
47
      output logic RD, // high active
48
      output logic CS, // high active
49
      output logic [15:0] A,
      input logic [7:0] D_in, // work ram/cartridge data bus
      output logic [7:0] D_out, // work ram/cartridge data bus
      /* Audio */
53
      output logic [15:0] LOUT,
      output logic [15:0] ROUT
56);
57
58 /* GB-Z80 CPU */
```

```
60 logic [7:0] GB_Z80_D_in;
61 logic [7:0] GB_Z80_D_out;
62 logic [15:0] GB_Z80_ADDR;
63 logic GB_Z80_RD, GB_Z80_WR;
64 logic GB_Z80_HALT;
65 logic [4:0] GB_Z80_INTQ;
67 GB_Z80_SINGLE GB_Z80_CPU(.clk(clk), .rst(rst), .ADDR(GB_Z80_ADDR), .
     DATA_in(GB_Z80_D_in), .DATA_out(GB_Z80_D_out),
                            .RD(GB_Z80_RD), .WR(GB_Z80_WR), .CPU_HALT(
     GB_Z80_HALT), .INTQ(GB_Z80_INTQ));
/* Begin Peripherals for GB-Z80 */
71
/* ROM Region $0x0000 to 0x7FFF*/
_{74} // The Boot Rom is mapped from $0x0000 to $0x00FF if $0xFF50 is not
     written before
75 logic brom_en, brom_en_next;
76 logic [7:0] DATA_BROM;
prom boot_rom(.addr(GB_Z80_ADDR[7:0]), .data(DATA_BROM), .clk(~clk));
79 /* Video RAM Region $0x8000 to $0x9FFF */
82 /* Cartridge RAM Region $0xA000 to $0xBFFF */
83
85 /* Work RAM Region $0xC000 to $0xDFFF */ /* Echo RAM Region $0xE000 to
     $0xFDFF */
86
87
88 /* OAM Region $0xFE00 to $0xFE9F */ /* Reserved Unusable Region $0xFEA0 to
```

```
$0xFEFF */
89 logic OAM_WR;
90 logic [7:0] DATA_OAM_in;
91 logic [7:0] DATA_OAM_out;
92 logic [7:0] OAM_ADDR;
93 Quartus_single_port_ram_160 OAM(.q(DATA_OAM_in), .addr(OAM_ADDR), .clk(~
      clk), .we(OAM_WR), .data(DATA_OAM_out));
96 /* Hardware IO Register Region $0xFF00 to $0xFF4B */
97 logic [7:0] FF00, FF00_NEXT;
98 assign P15 = FF00[5];
99 assign P14 = FF00[4];
logic [7:0] FF0F, FF0F_NEXT; // Interrupt Flag
101
102 // Sound
103 logic MMIO_SOUND_WR, MMIO_SOUND_RD;
logic [7:0] MMIO_SOUND_DATA_in, MMIO_SOUND_DATA_out;
106 SOUND2 GB_SOUND(.clk(!clk), .rst(rst), .ADDR(GB_Z80_ADDR), .WR(
      MMIO_SOUND_WR), .RD(MMIO_SOUND_RD), .MMIO_DATA_out(MMIO_SOUND_DATA_out)
                  .MMIO_DATA_in(MMIO_SOUND_DATA_in), .SOUND_LEFT(LOUT), .
107
      SOUND_RIGHT(ROUT));
108
109 // Timer
110 logic MMIO_TIMER_WR, MMIO_TIMER_RD;
111 logic [7:0] MMIO_TIMER_DATA_in, MMIO_TIMER_DATA_out;
112 logic IRQ_TIMER;
113 TIMER GB_TIMER (.clk(clk), .rst(rst), .ADDR(GB_Z80_ADDR), .WR(
      MMIO_TIMER_WR), .RD(MMIO_TIMER_RD), .MMIO_DATA_out(MMIO_TIMER_DATA_out)
                   .MMIO_DATA_in(MMIO_TIMER_DATA_in), .IRQ_TIMER(IRQ_TIMER));
114
```

```
116 // DMA Controller
117 logic [7:0] FF46;
118 logic [7:0] DMA_ADDR, DMA_ADDR_NEXT;
119 logic [7:0] DMA_SETUP_ADDR, DMA_SETUP_ADDR_NEXT;
120 logic [2:0] DMA_SETUP_CNT, DMA_SETUP_CNT_NEXT;
121 logic DMA_SETUP, DMA_SETUP_NEXT;
typedef enum {DMA_IDLE, DMA_GO} DMA_STATE_t;
123 DMA_STATE_t DMA_STATE, DMA_STATE_NEXT;
124 logic [9:0] DMA_CNT, DMA_CNT_NEXT;
126 /* Reserved Unusable Region $0xFF4C to $0xFF7F */
127
128
129 /* High RAM Region $0xFF80 to $0xFFFE */
/* Interrupt Enable Register $0xFFFF */
132 logic [7:0] FFFF, FFFF_NEXT;
133
assign GB_Z80_INTQ = (DMA_STATE == DMA_G0) ? O : FFFF_NEXT[4:0] &
      FFOF_NEXT[4:0];
135
136 logic HRAM_WR;
137 logic [7:0] DATA_HRAM_in;
138 logic [7:0] DATA_HRAM_out;
Quartus_single_port_ram_128 HRAM(.q(DATA_HRAM_in), .addr(GB_Z80_ADDR[6:0])
      , .clk(~clk), .we(HRAM_WR), .data(DATA_HRAM_out));
141 /* PPU */
142 logic MMIO_PPU_WR, MMIO_PPU_RD;
143 logic [7:0] MMIO_PPU_DATA_in, MMIO_PPU_DATA_out;
144 logic IRQ_V_BLANK, IRQ_LCDC;
145 logic [1:0] PPU_MODE;
```

```
146 logic PPU_RD;
147 logic [7:0] PPU_DATA_in;
148 logic [15:0] PPU_ADDR;
149 PPU3 GB_PPU(.clk(clk), .rst(rst), .ADDR(GB_Z80_ADDR), .WR(MMIO_PPU_WR), .
      RD(MMIO_PPU_RD), .MMIO_DATA_out(MMIO_PPU_DATA_out),
                .MMIO_DATA_in(MMIO_PPU_DATA_in), .IRQ_V_BLANK(IRQ_V_BLANK), .
150
      IRQ_LCDC(IRQ_LCDC), .PPU_MODE(PPU_MODE),
                .PPU_ADDR(PPU_ADDR), .PPU_RD(PPU_RD), .PPU_DATA_in(PPU_DATA_in
151
      ), .PX_OUT(LD), .PX_valid(PX_VALID));
152
154 /* Memory Management Unit */
155 // Map the CPU Memory Address to correct Peripheral Address
156 always_ff @(posedge clk)
157 begin
       if (rst)
159
       begin
           brom_en <= `NO_BOOT ? 0 : 1;
160
           FF00 <= 8'hCF;
161
           FF0F <= 8'hE0;
162
           FFFF <= 8'h00;
163
164
           DMA_ADDR <= 0;
165
           DMA_STATE <= DMA_IDLE;</pre>
           DMA_CNT <= 0;
167
           DMA_SETUP_CNT <= 0;</pre>
168
           DMA_SETUP_ADDR <= 0;</pre>
169
           DMA_SETUP <= 0;</pre>
170
       end
171
       else
172
       begin
173
174
           brom_en <= brom_en_next;</pre>
           FF00 <= FF00_NEXT;
```

```
FFOF <= FFOF_NEXT;</pre>
176
            FFFF <= FFFF_NEXT;</pre>
177
178
            DMA_STATE <= DMA_STATE_NEXT;</pre>
179
            DMA_CNT <= DMA_CNT_NEXT;</pre>
180
            DMA_ADDR <= DMA_ADDR_NEXT;</pre>
181
            DMA_SETUP_CNT <= DMA_SETUP_CNT_NEXT;</pre>
182
            DMA_SETUP_ADDR <= DMA_SETUP_ADDR_NEXT;</pre>
183
            DMA_SETUP <= DMA_SETUP_NEXT;</pre>
184
185
       end
186 end
187
188
189 always_comb
190 begin
       GB_Z80_D_in = 8'hFF;
191
       MWR = 0; MOE = 0; MCS = 0;
192
       MD_out = 0;
193
       MA = 0;
194
       A = 0;
195
       D_{out} = 0;
196
       WR = 0; RD = 0; CS = 0;
197
       HRAM_WR = 0; OAM_WR = 0;
198
       DATA_HRAM_out = 8'hFF;
199
       DATA_OAM_out = 8'hFF;
200
       brom_en_next = brom_en;
201
       OAM\_ADDR = GB\_Z80\_ADDR[7:0];
202
       MMIO_PPU_WR = 0; MMIO_PPU_RD = 0; MMIO_PPU_DATA_out = 8'hff;
203
       PPU_DATA_in = 8'hFF;
204
       MMIO_TIMER_WR = 0; MMIO_TIMER_RD = 0; MMIO_TIMER_DATA_out = 8'hff;
205
       MMIO_SOUND_WR = 0; MMIO_SOUND_RD = 0; MMIO_SOUND_DATA_out = 8'hff;
206
207
       /* Interrupt Register */
208
```

```
FF00_NEXT = FF00;
209
210
       FFOF_NEXT = FFOF;
       if (IRQ_V_BLANK) FFOF_NEXT[0] = 1;
211
       if (IRQ_LCDC) FFOF_NEXT[1] = 1;
212
       if (IRQ_TIMER) FFOF_NEXT[2] = 1;
213
       FFFF_NEXT = FFFF;
214
215
       /* Memory Access Handlers */
216
       if (GB_Z80_ADDR == 16'hFF50 && GB_Z80_WR) brom_en_next = 0; // Capture
217
       Write to FF50 which disables Boot Rom
218
       /* DMA */
219
       DMA_STATE_NEXT = DMA_STATE;
220
       DMA_CNT_NEXT = DMA_CNT;
221
       DMA_ADDR_NEXT = DMA_ADDR;
222
       DMA_SETUP_CNT_NEXT = DMA_SETUP_CNT;
223
       DMA_SETUP_ADDR_NEXT = DMA_SETUP_ADDR;
224
       DMA_SETUP_NEXT = DMA_SETUP;
225
226
       if (GB_Z80_ADDR == 16'hFF46 && GB_Z80_WR) // Capture DMA write
227
       begin
228
           DMA\_SETUP\_NEXT = 1;
229
           DMA_SETUP_CNT_NEXT = 1;
230
           DMA_SETUP_ADDR_NEXT = GB_Z80_D_out;
       end
232
233
       unique case (DMA_STATE)
234
           DMA_IDLE: DMA_CNT_NEXT = 0;
235
           DMA_GO:
236
           begin
237
                DMA_CNT_NEXT = DMA_CNT + 1;
238
239
                OAM_WR = 1;
                OAM_ADDR = DMA_CNT >> 2;
240
```

```
if (({DMA_ADDR, 8'h00} + (DMA_CNT >> 2)) >= 16'h8000 && ({
241
      DMA_ADDR, 8'h00} + (DMA_CNT >> 2)) <= 16'h9FFF) // Copy from VRAM
                begin
242
                    MA = \{DMA\_ADDR, 8'h00\} + (DMA\_CNT >> 2);
243
                    MCS = 1; MOE = 1;
244
                    DATA_OAM_out = MD_in;
245
246
                    if (GB_Z80_ADDR <= 16'h7FFF || (GB_Z80_ADDR >= 16'hA000 &&
247
       GB_Z80_ADDR < 16'hFE00)) // Allow CPU to access WRAM/CART Bus at this
      time
                    begin
248
                         A = GB_Z80_ADDR;
249
                         GB_Z80_D_{in} = D_{in};
250
                         D_out = GB_Z80_D_out;
251
                         CS = 1; RD = GB_Z80_RD; WR = GB_Z80_WR;
252
                    end
253
254
                end
                else // Copy from ROM or Work RAM
255
                begin
256
                    A = \{DMA\_ADDR, 8'h00\} + (DMA\_CNT >> 2);
257
                    CS = 1; RD = 1;
258
259
                    DATA_OAM_out = D_in;
260
                    if (PPU_MODE == 2'b11 && PPU_ADDR >= 16'h8000 && PPU_ADDR
261
      <= 16'h9FFF) // Allow GPU to Access VRAM at this time
                    begin
262
                         MA = PPU\_ADDR;
263
                         PPU_DATA_in = MD_in;
264
                         MCS = 1; MOE = PPU_RD; MWR = 0;
265
                    end
266
                end
267
                if (DMA_CNT == ((160 << 2) - 1))
268
                begin
269
```

```
DMA\_CNT\_NEXT = 0;
270
271
                     DMA_STATE_NEXT = DMA_IDLE;
                end
272
            end
273
       endcase
274
275
       if (DMA_SETUP)
276
       begin
277
            DMA_SETUP_CNT_NEXT = DMA_SETUP_CNT + 1;
278
            if (DMA_SETUP_CNT == 3'b100)
279
            begin
280
                DMA\_SETUP\_NEXT = 0;
281
                DMA_ADDR_NEXT = DMA_SETUP_ADDR;
282
                DMA_CNT_NEXT = 0;
283
                DMA_STATE_NEXT = DMA_GO;
284
                DMA_SETUP_CNT_NEXT = 0;
285
            end
286
       end
287
288
       /* ADDR MUX */
290
       if (DMA_STATE == DMA_GO)
291
       begin
292
            if (GB_Z80_ADDR >= 16'hFF80 && GB_Z80_ADDR < 16'hFFFF) // only
      high ram acess is allowed
            begin
294
                GB_Z80_D_in = DATA_HRAM_in;
295
                DATA_HRAM_out = GB_Z80_D_out;
296
                HRAM_WR = GB_Z80_WR;
297
            end
298
       end
299
300
       if (DMA_STATE != DMA_GO) // DMA has higher priority than any of other
301
```

```
memory access
302
       begin
           if (GB_Z80_ADDR >= 16'h0000 && GB_Z80_ADDR <= 16'h00FF)
303
           begin
304
                A = brom_en ? 0 : GB_Z80_ADDR;
305
                GB_Z80_D_in = brom_en ? DATA_BROM : D_in;
306
                D_out = brom_en ? 0 : GB_Z80_D_out;
307
                CS = brom_en ? 0 : 1;
308
                RD = brom_en ? 0 : GB_Z80_RD;
309
310
                WR = brom_en ? 0 : GB_Z80_WR;
           end
311
           else if (GB_Z80_ADDR >= 16'h0100 && GB_Z80_ADDR <= 16'h7FFF)
312
           begin
313
314
                A = GB_Z80_ADDR;
                GB_Z80_D_{in} = D_{in};
315
                D_out = GB_Z80_D_out;
316
                CS = 1; RD = GB_Z80_RD; WR = GB_Z80_WR;
317
            end
318
           else if (GB_Z80_ADDR >= 16'h8000 && GB_Z80_ADDR <= 16'h9FFF) //</pre>
319
      VRAM
           begin
320
                if (PPU_MODE != 2'b11)
321
                begin
322
                    MA = GB_Z80_ADDR;
                    GB_Z80_D_{in} = MD_{in};
324
                    MD_out = GB_Z80_D_out;
325
                    MCS = 1; MOE = GB_Z80_RD; MWR = GB_Z80_WR;
326
327
                end
                else GB_Z80_D_in = 16'hFF;
328
           end
329
            else if (GB_Z80_ADDR >= 16'hA000 && GB_Z80_ADDR <= 16'hBFFF) //</pre>
330
      RAM for MBC
           begin
331
```

```
A = GB_Z80_ADDR;
332
333
                GB_Z80_D_{in} = D_{in};
                D_out = GB_Z80_D_out;
334
                CS = 1; RD = GB_Z80_RD; WR = GB_Z80_WR;
335
           end
336
337
           else if (GB_Z80_ADDR >= 16'hC000 && GB_Z80_ADDR <= 16'hFDFF)
338
      WRAM with its echo
           begin
339
340
              A = GB_Z80_ADDR;
              GB_Z80_D_{in} = D_{in};
341
               D_out = GB_Z80_D_out;
342
               CS = 1; RD = GB_Z80_RD; WR = GB_Z80_WR;
343
344
           end
           else if (GB_Z80\_ADDR >= 16'hFE00 \&\& GB_Z80\_ADDR <= 16'hFEFF)// OAM
345
           begin
346
                if (!PPU_MODE[1])
347
                begin
348
                    GB_Z80_D_in = GB_Z80_ADDR < 16'hFEA0 ? DATA_OAM_in : 8'hFF
349
      ;
                    DATA_OAM_out = GB_Z80_ADDR < 16'hFEA0 ? GB_Z80_D_out : 8'
350
      hFF;
                    OAM_WR = GB_Z80\_ADDR < 16'hFEAO ? GB_Z80_WR : 0;
351
                end
                else GB_Z80_D_in = 16'hFF;
353
           end
354
           else if (GB_Z80_ADDR == 16'hFF00) // JoyPad
355
           begin
356
                GB_Z80_D_in = {2'b11, FF00[5:4], P13, P12, P11, P10};
357
                if (GB_Z80_WR) FF00_NEXT = GB_Z80_D_out & 8'h30;
358
           end
359
360
           else if (GB_Z80_ADDR == 16'hFF01 || GB_Z80_ADDR == 16'hFF02) //
      Serial
```

```
begin
361
               if (GB_Z80_ADDR == 16'hFF01) GB_Z80_D_in = 8'h00;
362
               if (GB_Z80_ADDR == 16'hFF02) GB_Z80_D_in = 8'h7E;
363
           end
364
           else if (GB_Z80_ADDR == 16'hFF03) GB_Z80_D_in = 8'hFF; //
365
      Undocumented
           else if (GB_Z80_ADDR >= 16'hFF04 && GB_Z80_ADDR <= 16'hFF07) //</pre>
366
      Timer
           begin
367
368
               MMIO_TIMER_WR = GB_Z80_WR;
               MMIO_TIMER_RD = GB_Z80_RD;
369
               GB_Z80_D_in = MMIO_TIMER_DATA_in;
370
               MMIO_TIMER_DATA_out = GB_Z80_D_out;
371
372
           end
           else if (GB_Z80_ADDR >= 16'hFF08 && GB_Z80_ADDR <= 16'hFF0E)
373
      GB_Z80_D_in = 8'hFF; // Undocumented
           else if (GB_Z80_ADDR == 16'hFF0F) //Interrupt Flag
374
           begin
375
               if (GB_Z80_RD) GB_Z80_D_in = {3'b111, FF0F[4:0]};
376
               if (GB_Z80_WR) FF0F_NEXT = GB_Z80_D_out;
377
           end
378
           else if (GB_Z80_ADDR >= 16'hFF10 && GB_Z80_ADDR <= 16'hFF3F) //
379
      Sound
           begin
               MMIO_SOUND_WR = GB_Z80_WR;
381
               MMIO_SOUND_RD = GB_Z80_RD;
382
               GB_Z80_D_in = MMIO_SOUND_DATA_in;
383
               MMIO_SOUND_DATA_out = GB_Z80_D_out;
384
           end
385
           else if (GB_Z80_ADDR >= 16'hFF40 && GB_Z80_ADDR <= 16'hFF4B) //PPU
386
           begin
387
               MMIO_PPU_WR = GB_Z80_WR;
388
               MMIO_PPU_RD = GB_Z80_RD;
389
```

```
GB_Z80_D_in = MMIO_PPU_DATA_in;
390
                MMIO_PPU_DATA_out = GB_Z80_D_out;
391
           end
392
           else if (GB_Z80_ADDR >= 16'hFF4C && GB_Z80_ADDR <= 16'hFF7F)
393
      GB_Z80_D_in = 8'hFF; // Unusable
           else if (GB_Z80_ADDR >= 16'hFF80 && GB_Z80_ADDR < 16'hFFFF) //
394
      High Ram
           begin
                GB_Z80_D_in = DATA_HRAM_in;
396
397
                DATA_HRAM_out = GB_Z80_D_out;
                HRAM_WR = GB_Z80_WR;
398
399
           end
           else if (GB_Z80_ADDR == 16'hFFFF)
400
401
           begin
                if (GB_Z80_RD) GB_Z80_D_in = FFFF;
402
                if (GB_Z80_WR) FFFF_NEXT = GB_Z80_D_out;
403
404
           end
           else GB_Z80_D_in = 8'hFF ;
405
406
           if (PPU_MODE == 2'b11 && PPU_ADDR >= 16'h8000 && PPU_ADDR <= 16'
407
      h9FFF)
408
           begin
                MA = PPU\_ADDR;
409
                PPU_DATA_in = MD_in;
                MCS = 1; MOE = PPU_RD; MWR = 0;
411
           end
412
413
           if (PPU_MODE[1] && PPU_ADDR >= 16'hFE00 && PPU_ADDR < 16'hFEA0)
414
           begin
415
                OAM_WR = 0; OAM_ADDR = PPU_ADDR;
416
                PPU_DATA_in = DATA_OAM_in;
417
418
           end
       end
419
```

Listing C.6: LR35902.sv

```
1 `timescale 1ns / 1ps
2 //
   3 // GameBoy Sound Peripheral
4 //
   7 module SOUND2
   input logic clk,
   input logic rst,
11
   input logic [7:0] ADDR,
12
   input logic WR,
   input logic RD,
14
   input logic [7:0] MMIO_DATA_out,
15
   output logic [7:0] MMIO_DATA_in,
16
```

```
output logic [15:0] SOUND_LEFT,
      output logic [15:0] SOUND_RIGHT
19
20);
22 logic [7:0] SOUND_REG [0:22];
23 logic [7:0] SOUND_REG_NEXT [0:22];
24 logic [7:0] WAVE_RAM [0:15];
25 logic [7:0] WAVE_RAM_NEXT [0:15];
27 logic PWR_RST;
28 assign PWR_RST = rst || !SOUND_REG_NEXT[22][7];
30 logic clk_len_ctr, clk_vol_env, clk_sweep;
31 FRAME_SEQUENCER FS(.clk(clk), .rst(PWR_RST), .*);
33 logic [3:0] TRIGGER;
34 assign TRIGGER[0] = SOUND_REG_NEXT[4][7];
assign TRIGGER[1] = SOUND_REG_NEXT[9][7];
36 assign TRIGGER[2] = SOUND_REG_NEXT[14][7];
37 assign TRIGGER[3] = SOUND_REG_NEXT[19][7];
39 logic [3:0] LC_LOAD;
40 assign LC_LOAD[0] = WR && ADDR == 8'h11;
41 assign LC_LOAD[1] = WR && ADDR == 8'h16;
42 assign LC_LOAD[2] = WR && ADDR == 8'h1B;
43 assign LC_LOAD[3] = WR && ADDR == 8'h20;
44
45 logic [3:0] ON;
46 logic [3:0] SOUND [0:3];
48 /* Channel 1 */
49 logic [10:0] CH1_PERIOD;
assign CH1_PERIOD = {SOUND_REG_NEXT[4][2:0], SOUND_REG[3]};
```

```
51 logic [2:0] CH1_SWEEP_PERIOD;
52 assign CH1_SWEEP_PERIOD = SOUND_REG[0][6:4];
10 logic CH1_NEGATE;
54 assign CH1_NEGATE = SOUND_REG[0][3];
55 logic [2:0] CH1_SWEEP_SHIFT;
56 assign CH1_SWEEP_SHIFT = SOUND_REG[0][2:0];
57 logic [10:0] CH1_SQWAVE_PERIOD;
58 logic CH1_SWEEPER_EN;
59 logic [1:0] CH1_DUTY;
60 assign CH1_DUTY = SOUND_REG[1][7:6];
61 logic [5:0] CH1_LENGTH;
62 assign CH1_LENGTH = SOUND_REG[1][5:0];
63 logic [3:0] CH1_VOL_INIT;
64 assign CH1_VOL_INIT = SOUND_REG[2][7:4];
65 logic CH1_VOL_MODE;
assign CH1_VOL_MODE = SOUND_REG[2][3];
67 logic [2:0] CH1_VOL_PERIOD;
68 assign CH1_VOL_PERIOD = SOUND_REG[2][2:0];
69 logic CH1_LEN_EN;
70 assign CH1_LEN_EN = SOUND_REG_NEXT[4][6];
71 logic CH1_SWEEPER_OVERFLOW;
73 SWEEPER CH1_SWEPPER(.clk(clk), .clk_sweep(clk_sweep), .rst(rst), .
     ch1_period(CH1_PERIOD), .sweep_period(CH1_SWEEP_PERIOD), .negate(
     CH1_NEGATE),
                       .shift(CH1_SWEEP_SHIFT), .load(TRIGGER[0]), .
     sqwave_period(CH1_SQWAVE_PERIOD), .en(CH1_SWEEPER_EN), .overflow(
     CH1_SWEEPER_OVERFLOW));
76 SQ_WAVE CH1_SQ_WAVE(.*, .duty(CH1_DUTY), .length(MMIO_DATA_out), .vol_init
     (CH1_VOL_INIT), .vol_mode(CH1_VOL_MODE), .vol_period(CH1_VOL_PERIOD), .
     period(CH1_SQWAVE_PERIOD),
                       .trigger(TRIGGER[0]), .LC_LOAD(LC_LOAD[0]), .len_en(
```

```
CH1_LEN_EN), .shut_down(PWR_RST), .ON(ON[0]), .SOUND(SOUND[0]), .
      overflow(CH1_SWEEPER_OVERFLOW));
78
79 /* Channel 2 */
80 logic [10:0] CH2_PERIOD;
81 assign CH2_PERIOD = {SOUND_REG_NEXT[9][2:0], SOUND_REG[8]};
82 logic [1:0] CH2_DUTY;
83 assign CH2_DUTY = SOUND_REG[6][7:6];
84 logic [5:0] CH2_LENGTH;
assign CH2_LENGTH = SOUND_REG[6][5:0];
86 logic [3:0] CH2_VOL_INIT;
87 assign CH2_VOL_INIT = SOUND_REG[7][7:4];
88 logic CH2_VOL_MODE;
89 assign CH2_VOL_MODE = SOUND_REG[7][3];
90 logic [2:0] CH2_VOL_PERIOD;
91 assign CH2_VOL_PERIOD = SOUND_REG[7][2:0];
92 logic CH2_LEN_EN;
93 assign CH2_LEN_EN = SOUND_REG_NEXT[9][6];
94 SQ_WAVE CH2_SQ_WAVE(.*, .duty(CH2_DUTY), .length(MMIO_DATA_out), .vol_init
      (CH2_VOL_INIT), .vol_mode(CH2_VOL_MODE), .vol_period(CH2_VOL_PERIOD), .
      period(CH2_PERIOD),
                       .trigger(TRIGGER[1]), .LC_LOAD(LC_LOAD[1]), .len_en(
95
      CH2_LEN_EN), .shut_down(PWR_RST), .ON(ON[1]), .SOUND(SOUND[1]), .
      overflow(1'b0));
98 /* Channel 3 */
99 logic CH3_POWER;
assign CH3_POWER = SOUND_REG[10][7];
101 logic [7:0] CH3_LENGTH;
102 assign CH3_LENGTH = SOUND_REG[11];
103 logic [1:0] CH3_VOL;
104 assign CH3_VOL = SOUND_REG[12][6:5];
```

```
105 logic [10:0] CH3_PERIOD;
106 assign CH3_PERIOD = {SOUND_REG_NEXT[14][2:0], SOUND_REG[13]};
107 logic CH3_LEN_EN;
assign CH3_LEN_EN = SOUND_REG_NEXT[14][6];
109
111 WAVE CH3_WAVE(.*, .power(CH3_POWER), .length(MMIO_DATA_out), .vol(CH3_VOL)
      , .period(CH3_PERIOD), .trigger(TRIGGER[2]), .LC_LOAD(LC_LOAD[2]),
                 .len_en(CH3_LEN_EN), .shut_down(PWR_RST), .ON(ON[2]), .SOUND
      (SOUND [2]));
113
115 /* Channel 4 */
116 logic [5:0] CH4_LENGTH;
assign CH4_LENGTH = SOUND_REG[16][5:0];
118 logic [3:0] CH4_VOL_INIT;
assign CH4_VOL_INIT = SOUND_REG[17][7:4];
120 logic CH4_VOL_MODE;
assign CH4_VOL_MODE = SOUND_REG[17][3];
122 logic [2:0] CH4_VOL_PERIOD;
assign CH4_VOL_PERIOD = SOUND_REG[17][2:0];
124 logic [3:0] CH4_SHIFT;
assign CH4_SHIFT = SOUND_REG[18][7:4];
126 logic CH4_LSFR_MODE;
assign CH4_LSFR_MODE = SOUND_REG[18][3];
128 logic [2:0] CH4_DIV;
assign CH4_DIV = SOUND_REG[18][2:0];
130 logic CH4_LEN_EN;
assign CH4_LEN_EN = SOUND_REG_NEXT[19][6];
133
134 NOISE CH4_NOISE(.*, .length(CH4_LENGTH), .vol_init(CH4_VOL_INIT), .
      vol_mode(CH4_VOL_MODE), .vol_period(CH4_VOL_PERIOD), .shift(CH4_SHIFT),
```

```
.lsfr_mode(CH4_LSFR_MODE), .div(CH4_DIV), .trigger(TRIGGER
      [3]), .LC_LOAD(LC_LOAD[3]), .len_en(CH4_LEN_EN), .shut_down(PWR_RST),
                    .ON(ON[3]), .SOUND(SOUND[3]));
136
137
138
139 logic [3:0] LEFT_EN, RIGHT_EN;
140 assign LEFT_EN = SOUND_REG[21][7:4];
141 assign RIGHT_EN = SOUND_REG[21][3:0];
142 logic [2:0] LEFT_VOL, RIGHT_VOL;
assign LEFT_VOL = SOUND_REG[20][6:4];
144 assign RIGHT_VOL = SOUND_REG[20][2:0];
146 always_ff @(posedge clk)
147 begin
       if (PWR_RST) for (int i = 0; i < 23; i ++) SOUND_REG[i] <= 0;</pre>
148
       else for (int i = 0; i < 23; i ++) SOUND_REG[i] <= SOUND_REG_NEXT[i];</pre>
       if (rst) for (int i = 0; i < 16; i ++) WAVE_RAM[i] <= 0;
151
       else for (int i = 0; i < 16; i ++) WAVE_RAM[i] <= WAVE_RAM_NEXT[i];</pre>
  end
154
155 always_comb
156 begin
       for (int i = 0; i < 23; i++) SOUND_REG_NEXT[i] = SOUND_REG[i];</pre>
       for (int i = 0; i < 16; i ++) WAVE_RAM_NEXT[i] = WAVE_RAM[i];</pre>
158
       MMIO_DATA_in = 8'hFF;
159
       /* Trigger Auto Reset */
160
       SOUND_REG_NEXT[4][7] = 0;
161
       SOUND_REG_NEXT[9][7] = 0;
162
       SOUND_REG_NEXT[14][7] = 0;
163
       SOUND_REG_NEXT[19][7] = 0;
164
165
       if (ADDR <= 8'h26 && ADDR >= 8'h10)
       begin
166
```

```
if (WR) SOUND_REG_NEXT[ADDR - 8'h10] = MMIO_DATA_out;
167
           MMIO_DATA_in = SOUND_REG[ADDR - 8'h10];
168
           /* REG MASKS */
169
           case (ADDR)
170
               8'h10 : MMIO_DATA_in = MMIO_DATA_in | 8'h80;
171
               8'h11, 8'h16: MMIO_DATA_in = MMIO_DATA_in | 8'h3F;
               8'h13, 8'h18, 8'h1B, 8'h1D, 8'h2O, 8'h15, 8'h1F: MMIO_DATA_in
173
      = 8'hFF;
               8'h14, 8'h19, 8'h1E, 8'h23: MMIO_DATA_in = MMIO_DATA_in | 8'
174
      hBF;
                8'h1A: MMIO_DATA_in = MMIO_DATA_in | 8'h7F;
175
               8'h1C: MMIO_DATA_in = MMIO_DATA_in | 8'h9F;
176
               8'h26: MMIO_DATA_in = {MMIO_DATA_in[7], 3'b111, ON};
177
178
           endcase
       end
179
       else if (ADDR >= 8'h30 && ADDR <= 8'h3F)
180
181
       begin
           if (WR) WAVE_RAM_NEXT[ADDR - 8'h30] = MMIO_DATA_out;
182
           MMIO_DATA_in = WAVE_RAM[ADDR - 8'h30];
183
       end
184
185
186
       /* Frequnecy Sweeper */
187
       if (CH1_SWEEPER_EN && clk_sweep)
       begin
189
           SOUND_REG_NEXT[4][2:0] = CH1_SQWAVE_PERIOD[10:8];
190
           SOUND_REG_NEXT[3] = CH1_SQWAVE_PERIOD[7:0];
191
192
       end
193
       SOUND_LEFT = 0; SOUND_RIGHT = 0;
194
       for (int i = 0; i < 4; i++)</pre>
195
196
       begin
           if (LEFT_EN[i]) SOUND_LEFT = SOUND_LEFT + SOUND[i];
197
```

```
end
198
199
       for (int i = 0; i < 4; i++)</pre>
200
       begin
201
            if (RIGHT_EN[i]) SOUND_RIGHT = SOUND_RIGHT + SOUND[i];
202
       end
203
204
       SOUND_LEFT = SOUND_LEFT * (LEFT_VOL + 1);
205
       SOUND_RIGHT = SOUND_RIGHT * (RIGHT_VOL + 1);
206
207
208 end
210 endmodule
211
212 module SWEEPER
213 (
       input logic clk,
214
215
       input logic clk_sweep,
       input logic rst,
216
       input logic [10:0] ch1_period,
217
       input logic [2:0] sweep_period,
218
       input logic negate,
219
       input logic [2:0] shift,
220
       input logic load,
       output logic overflow,
222
       output logic [10:0] sqwave_period,
       output logic en
224
225 );
226
227 logic [2:0] counter;
228 logic [2:0] shift_int;
229 logic [10:0] period;
230 logic [11:0] period_new;
```

```
231
assign en = (sweep_period != 0 && shift_int != 0);
233
234 always_comb
235 begin
       overflow = 0;
236
       period_new = {1'b0, period};
237
       if (en)
238
       begin
239
            if (negate) period_new = period - (period >> shift_int);
240
            else period_new = period + (period >> shift_int);
241
242
           if (period_new > 2047) overflow = 1;
243
244
       end
245
246 end
247
248 always_ff @(posedge clk)
249 begin
       if (rst) begin counter <= 0; period <= 0; shift_int <= 0;end</pre>
       else if (load) begin period <= ch1_period; counter <= sweep_period;</pre>
251
      shift_int <= shift; end</pre>
       else
252
       begin
            if (counter != 0 && clk_sweep)
254
            begin
                counter <= counter - 1;</pre>
256
            end
257
            if (counter == 0 && clk_sweep)
258
            begin
259
                counter <= sweep_period;</pre>
260
261
            end
262
```

```
if (clk_sweep && en && counter == 0 && !overflow) period <=</pre>
263
      period_new;
       end
264
  end
265
266
assign sqwave_period = (en) ? period_new : ch1_period;
268
269 endmodule
270
271 module FRAME_SEQUENCER
272 (
       input logic clk,
       input logic rst,
274
       output logic clk_len_ctr,
275
       output logic clk_vol_env,
276
       output logic clk_sweep
277
278);
280 logic [15:0] counter;
282 always_ff @(posedge clk)
283 begin
     if (rst) counter <= 0;</pre>
284
      else counter <= counter + 1;</pre>
286 end
assign clk_vol_env = counter[15] && counter[14:0] == 15'd0;
assign clk_sweep = counter[14] && counter[13:0] == 14'd0;
290 assign clk_len_ctr = counter[13] && counter [12:0] == 13'd0;
292 endmodule
294 module SOUND_TIMER
```

```
295 (
       input logic clk,
296
       input logic rst,
297
       input logic load,
298
       input logic [13:0] period,
299
       output logic tick
300
301);
303 logic [13:0] counter;
304 always_ff @(posedge clk)
305 begin
       if (rst) counter <= 0;</pre>
       else if (counter == 0 || load) counter <= period;</pre>
307
       else counter <= counter - 1;</pre>
308
309 end
311 assign tick = (counter == 0);
312 endmodule
313
  module LENGTH_COUNTER #( parameter len_max = 64 )
315 (
       input logic clk,
316
       input logic clk_len_ctr,
317
       input logic rst,
       input logic load,
319
       input logic trigger,
320
       input logic [7:0] length,
321
       output logic en
322
323 );
324
325 logic [8:0] counter;
always_ff @(posedge clk)
```

```
328 begin
       if (rst) counter <= 0;</pre>
329
       else if (load) counter <= (len_max - length);</pre>
330
       else if (trigger) counter <= len_max;</pre>
331
       else if (counter != 0 && clk_len_ctr) counter <= counter - 1;</pre>
332
333 end
334
335 assign en = (counter != 0);
336
337 endmodule
338
339 module VOLUME_ENVELOPE
340 (
       input logic clk,
341
       input logic clk_vol_env,
342
       input logic rst,
       input logic load,
344
       input logic mode,
345
       input logic [3:0] vol_init,
346
       input logic [2:0] period,
       output logic [3:0] vol
348
349);
350
351 logic [3:0] volume;
352 logic [2:0] counter;
always_ff @(posedge clk)
355 begin
       if (rst) begin counter <= 0; volume <= vol_init; end</pre>
356
       else if (load)
357
       begin
358
359
            counter <= period;</pre>
            volume <= vol_init;</pre>
360
```

```
end
361
362
       else
       begin
363
           if (clk_vol_env && counter != 0) counter <= counter - 1;</pre>
364
           if (clk_vol_env && counter == 0 && period != 0 && ((mode && volume
365
       != 4'hF) || (!mode && volume != 4'h0)))
           begin
366
                counter <= period;</pre>
367
                volume <= mode ? volume + 1 : volume - 1;</pre>
368
369
           end
       end
370
371 end
372
assign vol = period != 0 ? volume : vol_init;
374
375 endmodule
376
377 module DUTY_CYCLE
378 (
       input logic clk,
       input logic rst,
380
       input logic tick,
381
       input logic [1:0] duty,
382
       output logic sq_wave
384 );
386 logic [7:0] DUTY_TEMPLATE [0:3];
387 logic [2:0] counter;
assign DUTY_TEMPLATE[0] = 8'b0000_0001;
assign DUTY_TEMPLATE[1] = 8'b1000_0001;
390 assign DUTY_TEMPLATE[2] = 8'b1000_0111;
assign DUTY_TEMPLATE[3] = 8'b0111_1110;
392
```

```
always_ff @(posedge clk)
394 begin
       if (rst) counter <= 0;</pre>
395
       else if (tick) counter <= counter + 1;</pre>
396
397 end
398
399 assign sq_wave = DUTY_TEMPLATE[duty][counter];
401 endmodule
403 module SQ_WAVE
404 (
       input logic clk,
405
       input logic clk_len_ctr,
406
       input logic clk_vol_env,
407
       input logic rst,
408
       input logic [1:0] duty,
409
       input logic [5:0] length,
410
       input logic [3:0] vol_init,
411
       input logic vol_mode,
412
       input logic [2:0] vol_period,
413
       input logic [10:0] period,
414
       input logic trigger,
415
       input logic len_en,
       input logic shut_down,
417
       input logic overflow,
418
       input logic LC_LOAD,
419
       output logic ON,
420
       output logic [3:0] SOUND
421
422 );
423
424 logic tick;
425 logic sq_wave;
```

```
426 logic en;
427 logic [3:0] vol;
428 SOUND_TIMER TIMER(.clk(clk), .rst(rst), .load(trigger), .period({(12'd2048
       - period), 2'd0}), .tick(tick));
429 DUTY_CYCLE DUTY (.*);
430 LENGTH_COUNTER LC(.clk(clk), .clk_len_ctr(clk_len_ctr), .rst(rst ||
      shut_down), .load(LC_LOAD), .trigger(trigger), .length({2'd0, length}),
       .en(en));
VOLUME_ENVELOPE ENV(.clk(clk), .clk_vol_env(clk_vol_env), .rst(rst), .load
      (trigger), .mode(vol_mode), .vol_init(vol_init), .period(vol_period), .
      vol(vol));
assign ON = en && !shut_down && !overflow;
434 assign SOUND = (en || !len_en) && !shut_down && !overflow && sq_wave ? vol
       : 0;
436 endmodule
438 module WAVE
439 (
      input logic clk,
440
441
       input logic clk_len_ctr,
      input logic rst,
442
       input logic power,
       input logic [7:0] length,
444
       input logic [1:0] vol,
       input logic [10:0] period,
446
       input logic trigger,
447
       input logic len_en,
448
       input logic shut_down,
449
       input logic [7:0] WAVE_RAM [0:15],
450
451
       input logic LC_LOAD,
452
```

```
output logic ON,
453
       output logic [3:0] SOUND
454
455 );
457 logic [4:0] ptr;
458 logic [4:0] ptr_2;
assign ptr_2 = ptr + 1;
460 logic [4:0] sample_h, sample_l;
assign sample_h = WAVE_RAM[ptr_2 >> 1][7:4];
assign sample_1 = WAVE_RAM[ptr_2 >> 1][3:0];
463
464 logic [4:0] sample;
465
466 logic tick;
467 logic en;
always_ff @(posedge clk)
470 begin
      if (rst)
471
       begin
472
           ptr <= 0;
473
           sample <= 0;</pre>
474
       end
475
       else if (shut_down) ptr <= 0;</pre>
       else if (tick)
477
       begin
478
           ptr <= ptr + 1;
479
           sample <= ptr[0] ? sample_l : sample_h;</pre>
480
       end
481
482 end
483 SOUND_TIMER TIMER(.clk(clk), .rst(rst), .load(trigger), .period({1'b0, 12'
      d2048 - period, 1'b0}), .tick(tick));
484 LENGTH_COUNTER #(256) LC(.clk(clk), .clk_len_ctr(clk_len_ctr), .rst(rst ||
```

```
shut_down), .load(LC_LOAD), .trigger(trigger), .length(length), .en(en
      ));
485
assign ON = en && !shut_down && power;
assign SOUND = (en || !len_en) && !shut_down && power && (vol != 0) ?
      sample >> (vol - 1) : 0;
488
489 endmodule
490
491 module NOISE
492 (
       input logic clk,
493
       input logic clk_len_ctr,
494
       input logic clk_vol_env,
495
       input logic rst,
496
       input logic [5:0] length,
497
       input logic [3:0] vol_init,
498
       input logic vol_mode,
499
       input logic [2:0] vol_period,
500
       input logic [3:0] shift,
501
       input logic lsfr_mode,
502
       input logic [2:0] div,
503
       input logic trigger,
504
       input logic len_en,
       input logic shut_down,
506
       input logic LC_LOAD,
507
508
       output logic ON,
509
       output logic [3:0] SOUND
510
511 );
512
513 logic [14:0] LSFR;
514
```

```
515 logic tick;
516 logic en;
517 logic [3:0] vol;
519 logic [13:0] period;
assign period = (div == 0) ? 2 << 2 : (2 << 3) * div;</pre>
521
523 SOUND_TIMER TIMER(.clk(clk), .rst(rst), .load(trigger), .period(period <<
      (shift + 1)), .tick(tick));
524 LENGTH_COUNTER LC(.clk(clk), .clk_len_ctr(clk_len_ctr), .rst(rst ||
      shut_down), .load(LC_LOAD), .trigger(trigger), .length({2'd0, length}),
       .en(en));
525 VOLUME_ENVELOPE ENV(.clk(clk), .clk_vol_env(clk_vol_env), .rst(rst), .load
      (trigger), .mode(vol_mode), .vol_init(vol_init), .period(vol_period), .
      vol(vol));
526
527
528 always_ff @(posedge clk)
529 begin
      if (rst || trigger)
530
531
       begin
           LSFR <= {15{1'b1}};
       end
      else if (tick) LSFR <= lsfr_mode ? {LSFR[1]^LSFR[0], LSFR[14:8], LSFR</pre>
534
      [1]^LSFR[0], LSFR[6:1]}: {LSFR[1]^LSFR[0], LSFR[14:1]};
535 end
assign ON = en && !shut_down;
assign SOUND = (en || !len_en) && !shut_down && !LSFR[0] ? vol : 0;
```

## Listing C.7: SOUND2.sv

```
1 `timescale 1ns / 1ps
2 //
    3 // Timier for the Gameboy
        //
4 // Based On http://gbdev.gg8.se/wiki/articles/Timer_Obscure_Behaviour
        11
5 //
    8 module TIMER
9 (
    input logic clk,
    input logic rst,
11
    input logic [15:0] ADDR,
    input logic WR,
    input logic RD,
    input logic [7:0] MMIO_DATA_out,
    output logic [7:0] MMIO_DATA_in,
17
    output logic IRQ_TIMER
19
20 );
22 logic [7:0] DIV, TIMA, TMA, TAC;
23 logic [15:0] BIG_COUNTER, BIG_COUNTER_NEXT;
24 logic FALL_EDGE_TIMER_CLK;
```

```
25 logic TIMER_CLK_PREV, TIMER_CLK_PREV_NEXT, TIMER_CLK_NOW;
26 logic TIMER_OVERFLOW, TIMER_OVERFLOW_NEXT;
27 logic [1:0] TIMER_OVERFLOW_CNT, TIMER_OVERFLOW_CNT_NEXT;
29 logic [7:0] FF04;
30 assign FF04 = DIV;
assign DIV = BIG_COUNTER[15:8];
33 logic [7:0] FF05, FF05_NEXT;
34 assign TIMA = FF05;
35
36 logic [7:0] FF06, FF06_NEXT;
37 assign TMA = FF06;
39 logic [7:0] FF07, FF07_NEXT;
40 logic [7:0] TAC_PREV, TAC_PREV_NEXT, TAC_NEXT;
41 assign TAC = FF07;
42 assign TAC_NEXT = FF07_NEXT;
44 /* Main State Machine */
45 always_ff @(posedge clk)
46 begin
     if (rst)
47
      begin
          BIG_COUNTER <= 0;
49
          FF05 <= 0;
          FF06 <= 0;
51
          FF07 <= 8'hF8;
          TIMER_CLK_PREV <= 0;
53
          TIMER_OVERFLOW <= 0;</pre>
          TIMER_OVERFLOW_CNT <= 0;</pre>
55
          TAC_PREV <= 0;
56
      end
57
```

```
else
58
59
      begin
           BIG_COUNTER <= BIG_COUNTER_NEXT;</pre>
60
           FF05 <= FF05_NEXT;
61
           FF06 <= FF06_NEXT;
62
           FF07 <= FF07_NEXT;
63
           TIMER_CLK_PREV <= TIMER_CLK_PREV_NEXT;</pre>
64
           TIMER_OVERFLOW <= TIMER_OVERFLOW_NEXT;</pre>
65
           TIMER_OVERFLOW_CNT <= TIMER_OVERFLOW_CNT_NEXT;</pre>
           TAC_PREV <= TAC_PREV_NEXT;
67
      end
68
69 end
70
71 always_comb
72 begin
      FF05_NEXT = FF05;
      FF06_NEXT = FF06;
74
      FF07_NEXT = FF07;
75
      if (WR && (ADDR == 16'hFF07)) FF07_NEXT = MMIO_DATA_out;
76
      TIMER_CLK_NOW = 0;
77
      FALL_EDGE_TIMER_CLK = 0;
78
      unique case (TAC[1:0])
           2'd0:
80
           begin
               TIMER_CLK_PREV_NEXT = BIG_COUNTER[9];
               TIMER_CLK_NOW = BIG_COUNTER[9];
83
           end
84
           2'd3:
           begin
86
               TIMER_CLK_PREV_NEXT = BIG_COUNTER[7];
87
               TIMER_CLK_NOW = BIG_COUNTER[7];
88
89
           end
           2'd2:
90
```

```
begin
91
               TIMER_CLK_PREV_NEXT = BIG_COUNTER[5];
92
               TIMER_CLK_NOW = BIG_COUNTER[5];
93
          end
94
          2'd1:
95
          begin
96
               TIMER_CLK_PREV_NEXT = BIG_COUNTER[3];
97
               TIMER_CLK_NOW = BIG_COUNTER[3];
98
          end
99
100
      endcase
101
      TAC_PREV_NEXT = TAC;
102
      FALL_EDGE_TIMER_CLK = (TIMER_CLK_PREV && !TIMER_CLK_NOW && TAC[2]) ||
103
      (TIMER_CLK_PREV && !TAC_NEXT[2] && TAC[2]);
      //FALL_EDGE_TIMER_CLK = (TIMER_CLK_PREV && !TIMER_CLK_NOW && TAC[2])
104
      || (TIMER_CLK_PREV && !TAC[2] && TAC_PREV[2]);
      //FALL_EDGE_TIMER_CLK = (!TIMER_CLK_PREV && TIMER_CLK_NOW && TAC[2])
      106
      TIMER_OVERFLOW_NEXT = TIMER_OVERFLOW;
107
      TIMER_OVERFLOW_CNT_NEXT = TIMER_OVERFLOW_CNT;
108
      IRQ_TIMER = 0;
109
      if (FALL_EDGE_TIMER_CLK)
110
      begin
          FF05_NEXT = FF05 + 1; // increase TIMA when there is a falling
     edge of Timer clock
          if (FF05 == 8'hFF)
          begin
114
               TIMER_OVERFLOW_NEXT = 1;
          end
116
      end
117
118
      if (TIMER_OVERFLOW) TIMER_OVERFLOW_CNT_NEXT = TIMER_OVERFLOW_CNT + 1;
      if (TIMER_OVERFLOW_CNT == 2'b11)
119
```

```
TIMER_OVERFLOW_NEXT = 0;
120
121
      BIG_COUNTER_NEXT = (WR && (ADDR == 16'hff04)) ? 1 : BIG_COUNTER + 1;
      // Reset big counter if write into FF04
      if (WR && (ADDR == 16'hFF05)) FF05_NEXT = (TIMER_OVERFLOW_CNT == 2'
123
      b11) ? FF05 : MMIO_DATA_out; // Latch behavior
      if (WR && (ADDR == 16'hFF06))
124
      begin
           FF06_NEXT = MMIO_DATA_out;
126
           if (TIMER_OVERFLOW_CNT == 2'b11) // Latch behavior
127
           begin
128
129
               FF05_NEXT = MMIO_DATA_out;
           end
130
131
       end
132
       case (ADDR)
133
           16'hFF04: MMIO_DATA_in = FF04;
134
           16'hFF05: MMIO_DATA_in = FALL_EDGE_TIMER_CLK ? FF05_NEXT : FF05;
135
      // Since the original Timer is Latch based, increase happens at the
      same clock cycle
           16'hFF06: MMIO_DATA_in = FF06;
136
           16'hFF07: MMIO_DATA_in = {5'b11111, FF07[2:0]};
137
           default : MMIO_DATA_in = 8'hFF;
138
       endcase
140
      if (FALL_EDGE_TIMER_CLK) // When TIMA is about to overflow but
141
      writting something to it
      begin
           if (FF05 == 8'hFF && FF05_NEXT != 8'h00) TIMER_OVERFLOW_NEXT = 0;
143
       end
144
      if (TIMER_OVERFLOW_CNT == 2'b10) FF05_NEXT = FF06_NEXT; // count 3T
145
      after overflow
      if (TIMER_OVERFLOW && TIMER_OVERFLOW_CNT == 2'b00) IRQ_TIMER = 1; //
146
```

```
INTQ to CPU is delayed by 2T from overflow (Anywhere from 1T-4T is acceptable?)

147 end

148

149 endmodule
```

Listing C.8: TIMER.sv

```
1 `timescale 1ns / 1ns
2 //
   3 /*
    This is the functional block of LH5264 SRAM
    Size 8192 x 1 bytes (8bits)
6 */
7 //
   9 module LH5264
10 (
    input logic [7:0] D_in,
    input logic [12:0] A,
12
    input logic CE1,
13
   input logic CE2,
   input logic clk,
15
    input logic OE,
    output logic [7:0] D_out
18);
20 logic we;
assign we = CE1 && CE2;
```

Listing C.9: LH5264.sv

```
1 `timescale 1ns / 1ps
2 //
    3 // This is the MBC 1 Memory Bank Controller for The GameBoy
4 //
    6 define SDRAM_RAM_BASE 26'h2000000
8 module MBC1
9 (
    input logic clk,
    input logic reset,
11
    input logic [7:0] NUM_ROM_BANK, // How many ROM banks in this
    cartridge?
    input logic [7:0] NUM_RAM_BANK, // How many RAM banks in this
    cartridge?
    input logic [15:0] CART_ADDR,
14
    output logic [7:0] CART_DATA_in,
    input logic [7:0] CART_DATA_out,
16
    input logic CART_RD,
17
    input logic CART_WR,
18
    output logic [25:0] MBC1_ADDR,
```

```
output logic MBC1_RD,
      output logic MBC1_WR,
21
      input logic [7:0] MBC1_DATA_in,
22
      output logic [7:0] MBC1_DATA_out
23
24);
25
26 // 4 writable registers
27 logic [6:0] BANK_NUM, BANK_NUM_NEXT; // {BANK2(2-bit), BANK1(5-bit)}
28 logic [6:0] BANK_NUM_ACTUAL;
                                            // 0x4000-0x5FFF 0x2000-0x3FFF
29 logic RAM_ROM_MODE, RAM_ROM_MODE_NEXT; // 0x6000-0x7FFF
                                            // 0x0000-0x1FFF
30 logic RAM_EN, RAM_EN_NEXT;
32 always_ff @(posedge clk)
33 begin
     if (reset)
      begin
          BANK_NUM <= 0;
          RAM_ROM_MODE <= 0;</pre>
37
          RAM_EN <= 0;
38
      end
      else
40
      begin
41
          BANK_NUM <= BANK_NUM_NEXT;</pre>
42
          RAM_ROM_MODE <= RAM_ROM_MODE_NEXT;</pre>
          RAM_EN <= RAM_EN_NEXT;</pre>
44
      end
46 end
48 always_comb
49 begin
      BANK_NUM_NEXT = BANK_NUM;
51
      RAM_ROM_MODE_NEXT = RAM_ROM_MODE;
      RAM_EN_NEXT = RAM_EN;
```

```
MBC1\_ADDR = 0;
53
      MBC1_RD = 0;
54
      MBC1_WR = 0;
55
      BANK_NUM_ACTUAL = BANK_NUM;
56
      if (BANK_NUM_ACTUAL == 8'h00 || BANK_NUM_ACTUAL == 8'h20 ||
57
          BANK_NUM_ACTUAL == 8'h40 || BANK_NUM_ACTUAL == 8'h60 )
58
      begin
59
          BANK_NUM_ACTUAL = BANK_NUM_ACTUAL + 1;
60
      end
61
62
      BANK_NUM_ACTUAL = BANK_NUM_ACTUAL % NUM_ROM_BANK;
63
      CART_DATA_in = MBC1_DATA_in;
64
      MBC1_DATA_out = CART_DATA_out;
65
66
      if (CART_ADDR < 16'h4000 && CART_RD) // ROM Bank 0 (READ ONLY)
67
      begin
68
          MBC1_ADDR = {10'b0, CART_ADDR};
          // RAM Banking
          if (RAM_ROM_MODE)
71
          begin
               MBC1_ADDR = {10'b0, CART_ADDR} + ((BANK_NUM_ACTUAL[6:5]) <<
73
     19);
          end
74
          MBC1_RD = CART_RD;
      end
76
      else if (CART_ADDR < 16'h8000 && CART_RD) // ROM Bank N (READ ONLY)</pre>
77
      begin
78
          MBC1_ADDR = {10'b0, CART_ADDR} + (BANK_NUM_ACTUAL << 14) - 26'
79
     h4000;
          MBC1_RD = CART_RD;
      end
81
      else if (CART_ADDR >= 16'hA000 && CART_ADDR < 16'hC000) // RAM Bank N</pre>
     (READ/WRITE)
```

```
begin
          if (RAM_EN)
84
           begin
85
               MBC1_ADDR = `SDRAM_RAM_BASE + {10'b0, CART_ADDR} - 26'hA000 +
86
      (RAM_ROM_MODE ? (BANK_NUM [6:5] % NUM_RAM_BANK) << 13 : 0);
               MBC1_RD = CART_RD;
87
               MBC1_WR = CART_WR;
           end
89
           else CART_DATA_in = 8'hFF;
91
       end
       else if (CART_ADDR < 16'h2000 && CART_WR) // RAM enable (WRITE ONLY)</pre>
92
93
       begin
           if (CART_DATA_out[3:0] == 4'hA) RAM_EN_NEXT = 1;
94
           else RAM_EN_NEXT = 0;
95
       end
96
       else if (CART_ADDR >= 16'h2000 && CART_ADDR < 16'h4000 && CART_WR) //
       Bank1 (WRITE ONLY)
       begin
98
           BANK_NUM_NEXT = {BANK_NUM[6:5], CART_DATA_out[4:0]};
99
       end
       else if (CART_ADDR >= 16'h4000 && CART_ADDR < 16'h6000 && CART_WR) //
101
       Bank2 (WRITE ONLY)
       begin
102
           BANK_NUM_NEXT = {CART_DATA_out[1:0], BANK_NUM[4:0]};
       end
       else if (CART_ADDR >= 16'h6000 && CART_ADDR < 16'h8000 && CART_WR) //
105
       Mode (WRITE ONLY)
106
       begin
           RAM_ROM_MODE_NEXT = CART_DATA_out[0];
107
       end
109 end
110
```

Listing C.10: MBC1.sv

```
1 `timescale 1ns / 1ps
2 //
    3 // This is the MBC 1 Memory Bank Controller for The GameBoy
4 //
    6 define SDRAM_RAM_BASE 26'h2000000
8 module MBC5
9 (
    input logic clk,
    input logic reset,
11
    input logic [9:0] NUM_ROM_BANK, // How many ROM banks in this
    cartridge?
    input logic [4:0] NUM_RAM_BANK, // How many RAM banks in this
    cartridge?
    input logic [15:0] CART_ADDR,
14
    output logic [7:0] CART_DATA_in,
    input logic [7:0] CART_DATA_out,
    input logic CART_RD,
17
    input logic CART_WR,
18
     output logic [25:0] MBC5_ADDR,
19
     output logic MBC5_RD,
    output logic MBC5_WR,
21
    input logic [7:0] MBC5_DATA_in,
22
    output logic [7:0] MBC5_DATA_out
23
24);
```

```
26 // 4 writable registers
27 logic [8:0] ROM_BANK_NUM, ROM_BANK_NUM_NEXT; // {ROMB1(1-bit), ROMB0(8-
     bit)}
28 logic [8:0] ROM_BANK_NUM_ACTUAL;
                                                     // 0x3000-0x3FFF 0x2000-0
     x2FFF
29 logic [3:0] RAM_BANK_NUM, RAM_BANK_NUM_NEXT;
                                                    // 0x4000-0x5FFF
30 logic RAM_EN, RAM_EN_NEXT;
                                                     // 0x0000-0x1FFF
always_ff @(posedge clk)
33 begin
      if (reset)
      begin
          ROM_BANK_NUM <= 1;</pre>
          RAM_BANK_NUM <= 0;
37
          RAM_EN <= 0;
      end
39
      else
     begin
41
          ROM_BANK_NUM <= ROM_BANK_NUM_NEXT;</pre>
          RAM_BANK_NUM <= RAM_BANK_NUM_NEXT;</pre>
          RAM_EN <= RAM_EN_NEXT;</pre>
44
      end
46 end
48 always_comb
49 begin
      ROM_BANK_NUM_NEXT = ROM_BANK_NUM;
      RAM_EN_NEXT = RAM_EN;
51
      RAM_BANK_NUM_NEXT = RAM_BANK_NUM;
      MBC5\_ADDR = 0;
      MBC5_RD = 0;
54
      MBC5_WR = 0;
```

```
56
57
      ROM_BANK_NUM_ACTUAL = ROM_BANK_NUM % NUM_ROM_BANK;
58
      CART_DATA_in = MBC5_DATA_in;
59
      MBC5_DATA_out = CART_DATA_out;
60
61
      if (CART_ADDR < 16'h4000 && CART_RD) // ROM Bank O (READ ONLY)
62
      begin
          MBC5_ADDR = {10'b0, CART_ADDR};
          MBC5_RD = CART_RD;
      end
66
      else if (CART_ADDR < 16'h8000 && CART_RD) // ROM Bank N (READ ONLY)
67
      begin
68
          MBC5_ADDR = {10'b0, CART_ADDR} + (ROM_BANK_NUM_ACTUAL << 14) - 26'
69
     h4000;
          MBC5_RD = CART_RD;
      end
71
      else if (CART_ADDR >= 16'hA000 && CART_ADDR < 16'hC000) // RAM Bank N
     (READ/WRITE)
      begin
          if (RAM_EN)
          begin
              MBC5_ADDR = `SDRAM_RAM_BASE + {10'b0, CART_ADDR} - 26'hA000 +
76
     ((RAM_BANK_NUM % NUM_RAM_BANK) << 13);
              MBC5_RD = CART_RD;
77
              MBC5_WR = CART_WR;
          end
79
          else CART_DATA_in = 8'hFF;
      end
81
      else if (CART_ADDR < 16'h2000 && CART_WR) // RAM enable (WRITE ONLY)
      begin
83
          if (CART_DATA_out[3:0] == 4'hA) RAM_EN_NEXT = 1;
84
          else RAM_EN_NEXT = 0;
```

```
end
       else if (CART_ADDR >= 16'h2000 && CART_ADDR < 16'h3000 && CART_WR)
       ROMBO (WRITE ONLY)
      begin
88
           ROM_BANK_NUM_NEXT = {ROM_BANK_NUM[8], CART_DATA_out[7:0]};
       end
90
       else if (CART_ADDR >= 16'h3000 && CART_ADDR < 16'h4000 && CART_WR)
                                                                             //
91
       ROMB1 (WRITE ONLY)
      begin
92
           ROM_BANK_NUM_NEXT = {CART_DATA_out[0], ROM_BANK_NUM[7:0]};
       end
94
       else if (CART_ADDR >= 16'h4000 && CART_ADDR < 16'h6000 && CART_WR)
       RAM Bank (WRITE ONLY)
96
      begin
          RAM_BANK_NUM_NEXT = CART_DATA_out[3:0];
97
       end
99 end
100
101 endmodule
```

Listing C.11: MBC3.sv

```
9 (
      input logic clk,
      input logic reset,
11
      input logic [9:0] NUM_ROM_BANK, // How many ROM banks in this
     cartridge?
      input logic [4:0] NUM_RAM_BANK, // How many RAM banks in this
     cartridge?
      input logic [15:0] CART_ADDR,
      output logic [7:0] CART_DATA_in,
      input logic [7:0] CART_DATA_out,
      input logic CART_RD,
17
      input logic CART_WR,
      output logic [25:0] MBC5_ADDR,
      output logic MBC5_RD,
20
      output logic MBC5_WR,
21
      input logic [7:0] MBC5_DATA_in,
      output logic [7:0] MBC5_DATA_out
24);
26 // 4 writable registers
27 logic [8:0] ROM_BANK_NUM, ROM_BANK_NUM_NEXT; // {ROMB1(1-bit), ROMB0(8-
     bit)}
28 logic [8:0] ROM_BANK_NUM_ACTUAL;
                                                    // 0x3000-0x3FFF 0x2000-0
     x2FFF
29 logic [3:0] RAM_BANK_NUM, RAM_BANK_NUM_NEXT; // 0x4000-0x5FFF
                                                    // 0x0000-0x1FFF
30 logic RAM_EN, RAM_EN_NEXT;
32 always_ff @(posedge clk)
33 begin
      if (reset)
      begin
35
          ROM_BANK_NUM <= 1;</pre>
          RAM_BANK_NUM <= 0;
```

```
RAM_EN <= 0;
39
      end
      else
40
      begin
41
           ROM_BANK_NUM <= ROM_BANK_NUM_NEXT;</pre>
42
           RAM_BANK_NUM <= RAM_BANK_NUM_NEXT;</pre>
43
           RAM_EN <= RAM_EN_NEXT;</pre>
44
      end
46 end
48 always_comb
49 begin
      ROM_BANK_NUM_NEXT = ROM_BANK_NUM;
      RAM_EN_NEXT = RAM_EN;
51
      RAM_BANK_NUM_NEXT = RAM_BANK_NUM;
52
      MBC5\_ADDR = 0;
      MBC5_RD = 0;
      MBC5_WR = 0;
56
      ROM_BANK_NUM_ACTUAL = ROM_BANK_NUM % NUM_ROM_BANK;
58
      CART_DATA_in = MBC5_DATA_in;
59
      MBC5_DATA_out = CART_DATA_out;
60
      if (CART_ADDR < 16'h4000 && CART_RD) // ROM Bank O (READ ONLY)
      begin
           MBC5_ADDR = {10'b0, CART_ADDR};
64
           MBC5_RD = CART_RD;
      end
66
      else if (CART_ADDR < 16'h8000 && CART_RD) // ROM Bank N (READ ONLY)
67
      begin
68
           MBC5\_ADDR = \{10'b0, CART\_ADDR\} + (ROM\_BANK\_NUM\_ACTUAL << 14) - 26'
     h4000;
```

```
MBC5_RD = CART_RD;
70
71
      end
      else if (CART_ADDR >= 16'hA000 && CART_ADDR < 16'hC000) // RAM Bank N
72
     (READ/WRITE)
      begin
73
          if (RAM_EN)
74
          begin
75
              MBC5_ADDR = `SDRAM_RAM_BASE + {10'b0, CART_ADDR} - 26'hA000 +
     ((RAM_BANK_NUM % NUM_RAM_BANK) << 13);
              MBC5_RD = CART_RD;
77
              MBC5_WR = CART_WR;
78
79
          end
          else CART_DATA_in = 8'hFF;
80
      end
81
      else if (CART_ADDR < 16'h2000 && CART_WR) // RAM enable (WRITE ONLY)</pre>
82
      begin
          if (CART_DATA_out[3:0] == 4'hA) RAM_EN_NEXT = 1;
          else RAM_EN_NEXT = 0;
      end
86
      else if (CART_ADDR >= 16'h2000 && CART_ADDR < 16'h3000 && CART_WR) //
      ROMBO (WRITE ONLY)
88
      begin
          ROM_BANK_NUM_NEXT = {ROM_BANK_NUM[8], CART_DATA_out[7:0]};
89
      end
      else if (CART_ADDR >= 16'h3000 && CART_ADDR < 16'h4000 && CART_WR)
      ROMB1 (WRITE ONLY)
      begin
92
          ROM_BANK_NUM_NEXT = {CART_DATA_out[0], ROM_BANK_NUM[7:0]};
      end
94
      else if (CART_ADDR >= 16'h4000 && CART_ADDR < 16'h6000 && CART_WR) //
      RAM Bank (WRITE ONLY)
96
      begin
          RAM_BANK_NUM_NEXT = CART_DATA_out[3:0];
```

```
98 end
99 end
100 endmodule
```

Listing C.12: MBC3.sv

```
1 `timescale 1ns / 1ns
2 //
    3 // The GameBoy Top Level
4 //
    7 module GameBoy_Top
8 (
    input logic clk,
    input logic rst,
    /* GameBoy Pixel Conduit */
    output logic PX_VALID,
    output logic [1:0] LD,
13
    /* GameBoy Joypad Conduit */
14
    input logic P10,
    input logic P11,
16
    input logic P12,
17
    input logic P13,
18
    output logic P14,
    output logic P15,
20
    /* GameBoy Cartridge Conduit */
21
    output logic [15:0] CART_ADDR,
22
    input logic [7:0] CART_DATA_in,
```

```
output logic [7:0] CART_DATA_out,
24
      output logic CART_RD,
25
      output logic CART_WR,
26
      /* GameBoy Audio Conduit */
27
      output logic [15:0] LOUT,
      output logic [15:0] ROUT
29
30
31 );
33 /* Video SRAM */
34 logic [7:0] MD_in; // video sram data
35 logic [7:0] MD_out; // video sram data
36 logic [12:0] MA;
37 logic MWR; // high active
38 logic MCS; // high active
39 logic MOE; // high active
40 /* LCD */
41 logic CPG; // CONTROL
42 logic CP; // CLOCK
43 logic ST; // HORSYNC
44 logic CPL; // DATALCH
45 logic FR; // ALTSIGL
46 logic S; // VERTSYN
48 /* Serial Link */
49 logic S_OUT;
50 logic S_IN;
51 logic SCK_in; // serial link clk
52 logic SCK_out; // serial link clk
53 /* Work RAM/Cartridge */
54 logic CLK_GC; // Game Cartridge Clock
55 logic WR; // high active
56 logic RD; // high active
```

```
57 logic CS; // high active
58 logic [15:0] A;
59 logic [7:0] D_in; // data bus
60 logic [7:0] D_out; // data bus
62 /* The DMG-CPU */
63 LR35902 DMG_CPU(.clk(clk), .rst(rst), .MD_in(MD_in), .MD_out(MD_out), .MA(
     MA), .MWR(MWR), .MCS(MCS), .MOE(MOE), .LD(LD), .PX_VALID(PX_VALID),
                   .CPG(CPG), .CP(CP), .ST(ST), .CPL(CPL), .FR(FR), .S(S), .
64
     P10(P10), .P11(P11), .P12(P12), .P13(P13), .P14(P14), .P15(P15),
                   .S_OUT(S_OUT), .S_IN(S_IN), .SCK_in(SCK_in), .SCK_out(
65
     SCK_out), .CLK_GC(CLK_GC), .WR(WR), .RD(RD), .CS(CS), .A(A), .D_in(D_in
     ),
                  .D_out(D_out), .LOUT(LOUT), .ROUT(ROUT));
66
67
68 /* VRAM Connection */
69 LH5264 VRAM(.D_out(MD_in), .D_in(MD_out), .CE1(MCS), .CE2(MWR), .A(MA), .
     OE(MOE), .clk(~clk));
70
/* WRAM Connection */
72 logic [7:0] WRAM_Din, WRAM_Dout, WRAM_WR;
73 LH5264 WRAM(.D_out(WRAM_Din), .D_in(WRAM_Dout), .CE1(WRAM_WR), .CE2(A[14])
     , .A(A), .OE(A[14]), .clk(~clk));
75 /* Cartridge */
76 assign D_in = (A < 16'h8000 || (A >= 16'hA000 && A < 16'hC000)) ?
     CART_DATA_in : WRAM_Din;
77 assign CART_DATA_out = (A < 16'h8000 || (A >= 16'hA000 && A < 16'hC000)) ?
      D_out : 0;
78 assign CART_RD = RD && (A < 16'h8000 || (A >= 16'hA000 && A < 16'hC000));
79 assign CART_WR = WR && (A < 16'h8000 || (A >= 16'hA000 && A < 16'hC000));
80 assign CART_ADDR = (A < 16'h8000 || (A >= 16'hA000 && A < 16'hC000)) ? A :
      0;
```

Listing C.13: GameBoy\_Top.sv

```
* Avalon memory-mapped peripheral that generates VGA
  * Original By Stephen A. Edwards
* Columbia University
* Modified By Nanyu Zeng
7 * Columbia University
  * 1280 x 1024 @ 60 Hz
  */
11 module GameBoy_VGA
12 (
      input
                  logic
                                       clk,
      input logic GameBoy_clk, // the 2^22 Hz GameBoy clk for framebuffer
      input
                  logic
                                       reset,
      input logic GameBoy_reset, // Reset synced to GameBoy clk
17
      input logic clk_vga, // 108 MHz
19
      /* Avalon Slave */
      input logic [7:0] writedata,
21
      input logic
                         write,
      input
                    chipselect,
23
      input logic [20:0] address,
25
     /* VGA Conduit */
```

```
output logic [7:0]
                              VGA_R, VGA_G, VGA_B,
27
                           VGA_CLK, VGA_HS, VGA_VS,
28
      output logic
                                       VGA_BLANK_n,
29
      output logic
                           VGA_SYNC_n,
30
31
      /* GameBoy Pixel Conduit */
32
      input logic [1:0] LD,
33
      input logic PX_VALID
36);
37
38 // VGA signals
39 logic [15:0] LX;
40 logic [15:0] LY;
42 logic [7:0] bg_r, bg_g, bg_b;
44 logic [1:0]
              GB_PIXEL;
46 // Instantiations
vga_counters counters(.*);
/* The Framebuffer for gameboy */
50 logic [14:0] frame_buffer_cnt;
51 logic frame_buffer_switch;
always_ff @(posedge GameBoy_clk or posedge GameBoy_reset)
54 begin
     if (GameBoy_reset)
      begin
          frame_buffer_cnt <= 0;</pre>
57
          frame_buffer_switch <= 0;</pre>
58
      end
59
```

```
else if (PX_VALID)
      begin
61
          if (frame_buffer_cnt == 23039)
62
           begin
63
               frame_buffer_cnt <= 0;</pre>
           end
65
           else frame_buffer_cnt <= frame_buffer_cnt + 1;</pre>
       end
68 end
70 logic [15:0] READ_LX, READ_LY;
72 assign READ_LX = LX > 160 ? LX - 160 : 0;
73 assign READ_LY = LY > 80 ? LY - 80 : 0;
75 logic [7:0] GB_LX, GB_LY;
76 logic [2:0] GB_COL_CNT, GB_ROW_CNT;
77 always_ff @(posedge clk_vga)
78 begin
     if (LX < 160 || LX >= 1120)
      begin
          GB_LX <= 0;
          GB_COL_CNT <= 0;</pre>
82
      end
      else
84
      begin
           GB_COL_CNT <= GB_COL_CNT + 1;</pre>
86
       end
      if (GB_COL_CNT == 5)
      begin
90
          GB_COL_CNT <= 0;</pre>
91
          GB_LX \leftarrow GB_LX + 1;
```

```
end
93
94
       if (LY <= 80 || LY >= 944)
95
       begin
96
           GB_LY <= 0;
97
            GB_ROW_CNT <= 0;</pre>
98
       end
99
       else if (LX == 1)
100
       begin
101
            GB_ROW_CNT <= GB_ROW_CNT + 1;</pre>
102
       end
103
104
       if (GB_ROW_CNT == 6)
105
106
       begin
           GB_ROW_CNT <= 0;
107
           GB_LY <= GB_LY + 1;</pre>
108
       end
109
110 end
111
Quartus_dual_port_dual_clk_ram_23040 LCD_FRAME_BUFFER0(.write_clk(~
      GameBoy_clk), .read_clk(~clk_vga), .data(LD), .we(PX_VALID), .
      write_addr(frame_buffer_cnt), .read_addr({7'b0, GB_LX} + {2'b0, GB_LY,
      5'b0} + {GB_LY, 7'b0}), .q(GB_PIXEL));
114
always_ff @(posedge clk)
117 begin
       if (reset)
118
119
       begin
           bg_r <= 8'd192;
120
           bg_g <= 8'd156;
121
           bg_b <= 8'd14;
122
```

```
end
123
       else if (chipselect && write)
124
       begin
125
126
            bg_r <= 8'h80;
       end
127
128
  end
129
            //; Palette Name: Kirokaze Gameboy
            //; Colors: 4
131
            //FF332c50
132
            //FF46878f
133
            //FF94e344
            //FFe2f3e4
135
136 always_comb
137 begin
      \{VGA_R, VGA_G, VGA_B\} = \{8'h00, 8'h00, 8'h00\};
      if (VGA_BLANK_n)
139
140
      begin
            if (LX >= 160 && LX <= 1120 && LY >= 80 && LY <= 944)
141
            begin
                unique case (GB_PIXEL)
143
                     2'b11:
144
                     begin
145
                          VGA_R = 51;
                          VGA_G = 44;
147
                          VGA_B = 80;
148
                     end
149
                     2'b10:
150
                     begin
151
                          VGA_R = 70;
152
                          VGA_G = 135;
153
                          VGA_B = 143;
154
                     end
155
```

```
2'b01:
156
                     begin
157
                          VGA_R = 148;
158
                          VGA_G = 227;
159
                          VGA_B = 68;
160
                     end
161
                     2'b00:
162
                     begin
163
                          VGA_R = 226;
164
                          VGA_G = 243;
165
                          VGA_B = 228;
166
                     end
167
                endcase
168
                // Retro
169
                if (GB_ROW_CNT == 0 || GB_COL_CNT == 0)
170
                begin
171
                     VGA_R = 51;
172
                     VGA_G = 44;
173
                     VGA_B = 80;
174
                 end
175
            end
176
            else {VGA_R, VGA_G, VGA_B} = {bg_r, bg_g, bg_b};
177
       end
178
179 end
180
181 endmodule
182
183 module vga_counters
184 (
       input
                logic
                                       clk_vga, reset,
185
       output logic [15:0]
                                       LX,
186
187
       output
                logic [15:0]
                                       LY,
       output
                logic
                                        VGA_CLK, VGA_HS, VGA_VS, VGA_BLANK_n,
188
```

```
VGA_SYNC_n
189 );
190
191 logic [15:0] hcount, vcount, hcount_next, vcount_next;
      /*
192
      * 1280 X 1024 VGA timing for a 108 MHz clock: one pixel every cycle
193
194
      * HCOUNT 1687 0
                                1279 1687 0
196
      * _____ | Video |____ | Video
197
198
199
      * | SYNC | BP | <-- HACTIVE --> | FP | HACTIVESYNC | BP | <-- HACTIVE
200
201
      * |___| VGA_HS |___|
202
203
      // Parameters for hcount
204
                     HACTIVE = 1280,
      parameter
205
                     HFRONT_PORCH = 48,
206
                     HSYNC
                                 = 112,
207
                     HBACK_PORCH = 248,
208
                                = HACTIVE + HFRONT_PORCH + HSYNC +
209
                     HTOTAL
     HBACK_PORCH; // 1688
210
     // Parameters for vcount
211
                     VACTIVE = 1024,
      parameter
                     VFRONT_PORCH = 1,
213
                     VSYNC = 3,
214
                     VBACK_PORCH = 38,
215
                     VTOTAL = VACTIVE + VFRONT_PORCH + VSYNC +
216
     VBACK_PORCH; // 1066
217
logic endOfLine;
```

```
assign endOfLine = hcount == HTOTAL - 1;
219
220
       logic endOfField;
221
222
       assign endOfField = vcount == VTOTAL - 1;
223
       always_ff @(posedge clk_vga or posedge reset)
224
       begin
225
            if (reset)
226
            begin
227
                hcount <= 0;
228
                vcount <= 0;
229
            end
230
            else
231
232
            begin
                hcount <= hcount_next;</pre>
233
                 vcount <= vcount_next;</pre>
234
            end
235
236
       end
237
       always_comb
238
       begin
239
            hcount_next = hcount + 1;
240
            vcount_next = vcount;
241
           if (endOfLine)
243
            begin
244
                hcount_next = 0;
245
                 vcount_next = vcount + 1;
246
            end
247
248
            if (endOfField) vcount_next = 0;
249
250
       end
251
```

```
assign VGA_HS = !((hcount >= HACTIVE + HFRONT_PORCH) && (hcount <</pre>
252
      HACTIVE + HFRONT_PORCH + HSYNC));
       assign VGA_VS = !((vcount >= VACTIVE + VFRONT_PORCH) && (vcount <</pre>
253
      VACTIVE + VFRONT_PORCH + VSYNC));
254
       assign VGA_SYNC_n = 1'b0; // For putting sync on the green signal;
255
      unused
       assign VGA_BLANK_n = (hcount < HACTIVE) && (vcount < VACTIVE);</pre>
257
258
       assign VGA_CLK = clk_vga; // 108 MHz clock: rising edge sensitive
259
260
       assign LX = hcount_next;
261
       assign LY = vcount_next;
262
263
264 endmodule
```

Listing C.14: GameBoy\_VGA.sv

```
timescale ins / ips

module GameBoy_Audio

(
input logic clk,
input logic rst,

input logic [15:0] GB_LOUT,
input logic [15:0] GB_ROUT,

output logic [15:0] right_data,
output logic right_valid,
input logic right_ready,
output logic [15:0] left_data,
output logic [15:0] left_data,
output logic left_valid,
```

```
input logic left_ready
17);
18
19 logic [15:0] counter;
20 logic [6:0] init_counter;
22 always_ff @(posedge clk)
23 begin
    if (rst)
     begin
         counter <= 0;
26
         init_counter <= 0;</pre>
     end
28
      else
29
     begin
30
          if (init_counter != 7'b111_1111)
              init_counter <= init_counter + 1;</pre>
          else
33
         begin
34
              counter <= counter + 1;</pre>
          end
      end
38 end
40 always_comb
41 begin
    right_valid = 0;
42
    left_valid = 0;
    right_data = 0;
44
     left_data = 0;
      if (init_counter != 7'b111_1111)
46
47
      begin
        right_data = 16'h0000;
```

```
left_data = 16'h0000;
49
          right_valid = 1;
50
           left_valid = 1;
51
      end
      else
      begin
54
           if (counter[7:0] == 8'hFF)
           begin
               right_valid = 1;
57
               left_valid = 1;
               right_data = GB_ROUT << 6;
59
               left_data = GB_LOUT << 6;</pre>
           end
      end
63 end
65 endmodule
```

Listing C.15: GameBoy\_Audio.sv

```
1 module GameBoy_Joypad
2 (
      input
             logic
                      clk,
      input
             logic
                      reset,
      /* Avalon Slave */
      input
             logic [7:0] writedata_slv,
      input
             logic
                     write_slv,
                      chipselect_slv ,
      input
      /* Gameboy JoyPad Conduit */
      input
            logic
                      P15,
      input logic
                      P14,
11
      output logic
                     P13,
12
      output logic
                     P12,
13
      output logic
                      P11,
```

```
output logic P10
16);
17
18 logic [7:0] joypad;
20 always_ff @(posedge clk)
21 begin
   if (reset)
    begin
        joypad <= 8'h00;
    end
25
    else if (chipselect_slv && write_slv)
    begin
27
      joypad <= writedata_slv;</pre>
      end
30 end
32 always_comb
33 begin
    P10 = 1;
     P11 = 1;
     P12 = 1;
      P13 = 1;
37
     if (!P14)
      begin
         if (joypad[0]) // RIGHT
             P10 = 0;
41
      if (joypad[1]) // LEFT
            P11 = 0;
43
        if (joypad[2]) // UP
44
            P12 = 0;
45
         if (joypad[3]) // DOWN
46
             P13 = 0;
47
```

Listing C.16: GameBoy\_Joypad.sv

```
2 // Copyright (c) 2013 by Terasic Technologies Inc.
4 //
5 // Modified 2019 by Stephen A. Edwards
6 //
7 // Permission:
8 //
     Terasic grants permission to use and modify this code for use in
9 //
     synthesis for all Terasic Development Boards and Altera
10 //
      Development Kits made by Terasic. Other use of this code,
11 //
12 //
     including the selling ,duplication, or modification of any
13 //
     portion is strictly prohibited.
14 //
15 // Disclaimer:
16 //
```

```
17 //
       This VHDL/Verilog or C/C++ source code is intended as a design
18 //
       reference which illustrates how these types of functions can be
       implemented. It is the user's responsibility to verify their
19 //
20 //
      design for consistency and functionality through the use of
21 //
      formal verification methods. Terasic provides no warranty
      regarding the use or functionality of this code.
22 //
23 //
25 //
26 // Terasic Technologies Inc
27
28 // 9F., No.176, Sec.2, Gongdao 5th Rd, East Dist, Hsinchu City, 30070.
     Taiwan
29 //
30 //
31 //
                         web: http://www.terasic.com/
                         email: support@terasic.com
32 //
module soc_system_top(
34
   /////// ADC ///////
  inout
                ADC_CS_N,
                ADC_DIN,
   output
                ADC_DOUT,
   input
38
   output
                ADC_SCLK,
40
   ////// AUD ///////
   input
                 AUD_ADCDAT,
42
                AUD_ADCLRCK,
   inout
   inout
                AUD_BCLK,
   output
                AUD_DACDAT,
                AUD_DACLRCK,
   inout
   output
                 AUD_XCK,
48
```

```
/////// CLOCK2 ///////
   input
                 CLOCK2_50,
50
51
   /////// CLOCK3 ///////
   input
                 CLOCK3_50,
54
   /////// CLOCK4 ///////
   input
                 CLOCK4_50,
57
   /////// CLOCK ///////
   input
                 CLOCK_50,
59
60
   /////// DRAM ///////
61
   output [12:0] DRAM_ADDR,
62
   output [1:0] DRAM_BA,
63
   output
                 DRAM_CAS_N,
64
   output
                 DRAM_CKE,
65
                 DRAM_CLK,
   output
66
   output
                 DRAM_CS_N,
67
   inout [15:0]
                DRAM_DQ,
   output
                 DRAM_LDQM,
69
   output
                 DRAM_RAS_N,
   output
                 DRAM_UDQM,
71
   output
                 DRAM_WE_N,
73
   /////// FAN ///////
   output
                 FAN_CTRL,
75
   /////// FPGA ///////
   output
                FPGA_I2C_SCLK,
   inout
                 FPGA_I2C_SDAT,
79
80
  /////// GPIO ///////
```

```
inout [35:0]
                  GPIO_0,
    inout [35:0]
83
                  GPIO_1,
84
   /////// HEXO ///////
85
   output [6:0] HEXO,
87
   /////// HEX1 ///////
   output [6:0] HEX1,
90
   /////// HEX2 ///////
91
   output [6:0] HEX2,
92
93
   ////// HEX3 ///////
94
   output [6:0] HEX3,
95
96
   /////// HEX4 ///////
97
   output [6:0]
                  HEX4,
98
99
    /////// HEX5 ///////
100
   output [6:0]
                 HEX5,
101
102
   /////// HPS ///////
103
                  HPS_CONV_USB_N,
   inout
104
   output [14:0] HPS_DDR3_ADDR,
   output [2:0]
                  HPS_DDR3_BA,
106
    output
                  HPS_DDR3_CAS_N,
107
                  HPS_DDR3_CKE,
   output
108
   output
                  HPS_DDR3_CK_N,
109
   output
                  HPS_DDR3_CK_P ,
110
                  HPS_DDR3_CS_N,
111
   output
   output [3:0]
                  HPS_DDR3_DM,
112
113
   inout [31:0]
                  HPS_DDR3_DQ,
   inout [3:0]
                  HPS_DDR3_DQS_N,
114
```

```
inout [3:0]
                   HPS_DDR3_DQS_P,
115
                   HPS_DDR3_ODT,
116
    output
                   HPS_DDR3_RAS_N,
    output
117
    output
                   HPS_DDR3_RESET_N,
118
                   HPS_DDR3_RZQ,
    input
119
    output
                   HPS_DDR3_WE_N,
120
    output
                   HPS_ENET_GTX_CLK,
121
                   HPS_ENET_INT_N,
    inout
122
                   HPS_ENET_MDC,
    output
123
                   HPS_ENET_MDIO,
124
    inout
    input
                   HPS_ENET_RX_CLK,
125
    input [3:0]
                   HPS_ENET_RX_DATA,
126
    input
                   HPS_ENET_RX_DV,
127
    output [3:0]
                   HPS_ENET_TX_DATA,
128
                   HPS_ENET_TX_EN,
    output
129
                   HPS_GSENSOR_INT,
    inout
130
                   HPS_I2C1_SCLK,
    inout
131
    inout
                   HPS_I2C1_SDAT,
132
                   HPS_I2C2_SCLK,
    inout
133
                   HPS_I2C2_SDAT,
    inout
134
                   HPS_I2C_CONTROL,
    inout
135
                   HPS_KEY,
136
    inout
    inout
                   HPS_LED,
137
                   HPS_LTC_GPIO,
    inout
138
                   HPS_SD_CLK,
    output
139
                   HPS_SD_CMD ,
    inout
140
    inout [3:0]
                   HPS_SD_DATA,
141
                   HPS_SPIM_CLK,
142
    output
    input
                   HPS_SPIM_MISO,
143
                   HPS_SPIM_MOSI,
    output
144
                   HPS_SPIM_SS,
    inout
145
146
    input
                   HPS_UART_RX,
    output
                   HPS_UART_TX,
147
```

```
input
                   HPS_USB_CLKOUT,
148
    inout [7:0]
                   HPS_USB_DATA,
149
    input
                   HPS_USB_DIR,
150
    input
                   HPS_USB_NXT ,
151
                   HPS_USB_STP ,
    output
152
153
    /////// IRDA ///////
154
    input
                   IRDA_RXD,
155
    output
                   IRDA_TXD,
156
157
    /////// KEY ///////
158
    input [3:0]
                   KEY,
159
160
    /////// LEDR ///////
161
    output [9:0] LEDR,
162
163
   /////// PS2 ///////
164
165
    inout
                   PS2_CLK,
    inout
                   PS2_CLK2,
166
                   PS2_DAT,
    inout
167
    inout
                   PS2_DAT2,
168
169
    /////// SW ///////
170
    input [9:0]
                   SW,
172
   /////// TD ///////
173
    input
                   TD_CLK27,
174
    input [7:0]
                   TD_DATA,
175
    input
                   TD_HS,
176
                   TD_RESET_N,
    output
177
                   TD_VS,
    input
178
179
180
```

```
/////// VGA ///////
181
    output [7:0]
                   VGA_B,
182
                   VGA_BLANK_N,
    output
183
    output
                   VGA_CLK,
184
                  VGA_G,
    output [7:0]
185
    output
                   VGA_HS,
186
    output [7:0]
                   VGA_R,
187
                   VGA_SYNC_N,
    output
188
                   VGA_VS
   output
189
190 );
191
      soc_system soc_system0(
192
                                         ( CLOCK_50 ),
        .clk_clk
                                         ( (~KEY[0] && ~KEY[1]) ),
194
        .reset_reset
195
        .hps_ddr3_mem_a
                                         ( HPS_DDR3_ADDR ),
196
        .hps_ddr3_mem_ba
                                         ( HPS_DDR3_BA ),
197
        .hps_ddr3_mem_ck
                                         ( HPS_DDR3_CK_P ),
198
        .hps_ddr3_mem_ck_n
                                         ( HPS_DDR3_CK_N ),
199
        .hps_ddr3_mem_cke
                                         ( HPS_DDR3_CKE ),
200
                                         ( HPS_DDR3_CS_N ),
        .hps_ddr3_mem_cs_n
201
        .hps_ddr3_mem_ras_n
                                         ( HPS_DDR3_RAS_N ),
202
                                         ( HPS_DDR3_CAS_N ),
        .hps_ddr3_mem_cas_n
203
        .hps_ddr3_mem_we_n
                                         ( HPS_DDR3_WE_N ),
                                         ( HPS_DDR3_RESET_N ),
        .hps_ddr3_mem_reset_n
205
        .hps_ddr3_mem_dq
                                         ( HPS_DDR3_DQ ),
                                         ( HPS_DDR3_DQS_P ),
        .hps_ddr3_mem_dqs
207
                                         ( HPS_DDR3_DQS_N ),
208
        .hps_ddr3_mem_dqs_n
        .hps_ddr3_mem_odt
                                         ( HPS_DDR3_ODT ),
209
        .hps_ddr3_mem_dm
                                         ( HPS_DDR3_DM ),
210
                                         ( HPS_DDR3_RZQ ),
        .hps_ddr3_oct_rzqin
211
212
        .hps_hps_io_emac1_inst_TX_CLK ( HPS_ENET_GTX_CLK ),
213
```

```
.hps_hps_io_emac1_inst_TXD0
                                         ( HPS_ENET_TX_DATA[0] ),
214
                                         ( HPS_ENET_TX_DATA[1] ),
        .hps_hps_io_emac1_inst_TXD1
215
                                         ( HPS_ENET_TX_DATA[2] ),
        .hps_hps_io_emac1_inst_TXD2
216
        .hps_hps_io_emac1_inst_TXD3
                                         ( HPS_ENET_TX_DATA[3] ),
217
        .hps_hps_io_emac1_inst_RXD0
                                         ( HPS_ENET_RX_DATA[0] ),
218
        .hps_hps_io_emac1_inst_MDIO
                                         ( HPS_ENET_MDIO
219
        .hps_hps_io_emac1_inst_MDC
                                         ( HPS_ENET_MDC
                                                            ),
220
        .hps_hps_io_emac1_inst_RX_CTL ( HPS_ENET_RX_DV ),
221
        .hps_hps_io_emac1_inst_TX_CTL ( HPS_ENET_TX_EN ),
222
223
        .hps_hps_io_emac1_inst_RX_CLK ( HPS_ENET_RX_CLK ),
        .hps_hps_io_emac1_inst_RXD1
                                         ( HPS_ENET_RX_DATA[1]
                                                                  ),
224
225
        .hps_hps_io_emac1_inst_RXD2
                                         ( HPS_ENET_RX_DATA[2]
                                                                  ),
                                         ( HPS_ENET_RX_DATA[3]
        .hps_hps_io_emac1_inst_RXD3
226
227
                                         ( HPS_SD_CMD
                                                                 ),
        .hps_hps_io_sdio_inst_CMD
228
                                                                 ),
        .hps_hps_io_sdio_inst_D0
                                         ( HPS_SD_DATA[0]
229
        .hps_hps_io_sdio_inst_D1
                                         ( HPS_SD_DATA[1]
                                                                 ),
230
        .hps_hps_io_sdio_inst_CLK
                                         ( HPS_SD_CLK
                                                                 ),
231
                                         ( HPS_SD_DATA[2]
        .hps_hps_io_sdio_inst_D2
                                                                 ),
232
        .hps_hps_io_sdio_inst_D3
                                         ( HPS_SD_DATA[3]
                                                                 ),
233
234
235
        .hps_hps_io_usb1_inst_D0
                                         ( HPS_USB_DATA[0]
                                                                 ),
                                         ( HPS_USB_DATA[1]
                                                                 ),
        .hps_hps_io_usb1_inst_D1
236
                                         ( HPS_USB_DATA[2]
                                                                 ),
        .hps_hps_io_usb1_inst_D2
237
        .hps_hps_io_usb1_inst_D3
                                         ( HPS_USB_DATA[3]
                                                                 ),
238
                                         ( HPS_USB_DATA[4]
        .hps_hps_io_usb1_inst_D4
                                                                 ),
239
        .hps_hps_io_usb1_inst_D5
                                         ( HPS_USB_DATA[5]
                                                                 ),
240
                                         ( HPS_USB_DATA[6]
241
        .hps_hps_io_usb1_inst_D6
                                                                 ),
        .hps_hps_io_usb1_inst_D7
                                         ( HPS_USB_DATA[7]
                                                                 ),
242
        .hps_hps_io_usb1_inst_CLK
                                         ( HPS_USB_CLKOUT
                                                                 ),
243
        .hps_hps_io_usb1_inst_STP
                                         ( HPS_USB_STP
                                                                 ),
244
245
        .hps_hps_io_usb1_inst_DIR
                                         ( HPS_USB_DIR
                                                                 ),
        .hps_hps_io_usb1_inst_NXT
                                         ( HPS_USB_NXT
                                                                 ),
246
```

```
247
        .hps_hps_io_spim1_inst_CLK
                                          ( HPS_SPIM_CLK ),
248
                                          ( HPS_SPIM_MOSI ),
        .hps_hps_io_spim1_inst_MOSI
249
        .hps_hps_io_spim1_inst_MISO
                                          ( HPS_SPIM_MISO ),
250
                                          ( HPS_SPIM_SS
                                                           ),
        .hps_hps_io_spim1_inst_SS0
251
252
        .hps_hps_io_uart0_inst_RX
                                          ( HPS_UART_RX
                                                             ),
253
                                          ( HPS_UART_TX
                                                             ),
        .hps_hps_io_uart0_inst_TX
254
255
256
        .hps_hps_io_i2c0_inst_SDA
                                          ( HPS_I2C1_SDAT
                                                                ),
        .hps_hps_io_i2c0_inst_SCL
                                          ( HPS_I2C1_SCLK
                                                                ),
257
258
        .hps_hps_io_i2c1_inst_SDA
                                          ( HPS_I2C2_SDAT
                                                                ),
259
260
        .hps_hps_io_i2c1_inst_SCL
                                          ( HPS_I2C2_SCLK
                                                                ),
261
                                          ( HPS_CONV_USB_N ),
        .hps_hps_io_gpio_inst_GPI009
262
                                          ( HPS_ENET_INT_N ),
263
        .hps_hps_io_gpio_inst_GPI035
        .hps_hps_io_gpio_inst_GPIO40
                                          ( HPS_LTC_GPIO ),
264
265
                                          ( HPS_I2C_CONTROL ),
        .hps_hps_io_gpio_inst_GPIO48
266
        .hps_hps_io_gpio_inst_GPI053
                                          ( HPS_LED ),
267
        .hps_hps_io_gpio_inst_GPI054
                                          ( HPS_KEY ),
268
        .hps_hps_io_gpio_inst_GPIO61
                                          ( HPS_GSENSOR_INT ),
269
       /* VGA Conduit */
271
                                                      (VGA_R),
         .vga_vga_r
                                                      (VGA_G),
         .vga_vga_g
273
                                                      (VGA_B),
274
         .vga_vga_b
         .vga_vga_clk
                                                      (VGA_CLK),
275
                                                      (VGA_HS),
         .vga_vga_hs
                                                      (VGA_VS),
277
         .vga_vga_vs
278
         .vga_vga_blank_n
                                                  (VGA_BLANK_N),
                                                      (VGA_SYNC_N),
         .vga_vga_sync_n
279
```

```
280
         /* SDRAM Conduit */
281
         .sdram_addr(DRAM_ADDR),
282
         .sdram_ba(DRAM_BA),
283
         .sdram_cas_n(DRAM_CAS_N),
284
         .sdram_cke(DRAM_CKE),
285
         .sdram_cs_n(DRAM_CS_N),
286
         .sdram_dq(DRAM_DQ),
287
         .sdram_dqm({DRAM_UDQM, DRAM_LDQM}),
288
289
         .sdram_ras_n(DRAM_RAS_N),
         .sdram_we_n(DRAM_WE_N),
290
         .sdram_clk_clk(DRAM_CLK),
291
292
293
          .gameboy_reset_reset(~KEY[2] && ~KEY[3]),
294
       /* red led */
295
       .ledr_ledr(LEDR),
296
297
       /* HEX display */
298
       //.hex_display_hex0(HEX0),
299
       //.hex_display_hex1(HEX1),
300
       //.hex_display_hex2(HEX2),
301
       //.hex_display_hex3(HEX3),
302
       //.hex_display_hex4(HEX4),
       //.hex_display_hex5(HEX5),
304
305
       /* Button */
306
       //.button_key(KEY)
307
       /* audio */
308
       .audio_clk_clk(AUD_XCK),
309
       .audio_BCLK(AUD_BCLK),
310
311
       .audio_DACDAT(AUD_DACDAT),
       .audio_DACLRCK(AUD_DACLRCK),
312
```

```
.av_config_SDAT(FPGA_I2C_SDAT),
313
314
       .av_config_SCLK(FPGA_I2C_SCLK),
       .reset_audio_reset(~KEY[0] && ~KEY[1])
315
316
    );
317
318
      // The following quiet the "no driver" warnings for output
319
      // pins and should be removed if you use any of these peripherals
320
321
      assign ADC_CS_N = SW[1] ? SW[0] : 1'bZ;
322
      assign ADC_DIN = SW[0];
323
      assign ADC_SCLK = SW[0];
324
325
     // assign AUD_ADCLRCK = SW[1] ? SW[0] : 1'bZ;
326
     // assign AUD_BCLK = SW[1] ? SW[0] : 1'bZ;
327
     // assign AUD_DACDAT = SW[0];
328
     // assign AUD_DACLRCK = SW[1] ? SW[0] : 1'bZ;
329
      //assign AUD_XCK = SW[0];
330
331
      assign FAN_CTRL = SW[0];
333
      //assign FPGA_I2C_SCLK = SW[0];
334
      //assign FPGA_I2C_SDAT = SW[1] ? SW[0] : 1'bZ;
335
      assign GPIO_0 = SW[1] ? { 36{ SW[0] } } : 36'bZ;
337
      assign GPIO_1 = SW[1] ? { 36{ SW[0] } } : 36'bZ;
338
339
      //assign HEXO = { 7{ SW[1] } };
340
      //assign HEX1 = { 7{ SW[2] } };
341
      //assign HEX2 = { 7{ SW[3] } };
342
      //assign HEX3 = { 7{ SW[4] } };
343
344
      //assign HEX4 = { 7{ SW[5] } };
      //assign HEX5 = { 7{ SW[6] } };
345
```

```
346
      assign IRDA_TXD = SW[0];
347
348
      //assign LEDR = { 10{SW[7]} };
349
350
      assign PS2_CLK = SW[1] ? SW[0] : 1'bZ;
351
      assign PS2_CLK2 = SW[1] ? SW[0] : 1'bZ;
352
      assign PS2_DAT = SW[1] ? SW[0] : 1'bZ;
      assign PS2_DAT2 = SW[1] ? SW[0] : 1'bZ;
354
355
      assign TD_RESET_N = SW[0];
356
       assign \{VGA_R, VGA_G, VGA_B\} = \{24\{SW[0]\}\};
  11
358
       assign {VGA_BLANK_N, VGA_CLK,
         VGA_HS, VGA_SYNC_N, VGA_VS = { 5{ SW[0] } };
360
362
363 endmodule
```

Listing C.17: soc\_system\_top.sv

## C.2 Software

```
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <sys/ioctl.h>
#include <sys/types.h>
#include <sys/stat.h>
#include <fcntl.h>
#include <fcntl.h>
#include <stdbool.h>
#include <unistd.h>
#include <sys/mman.h>
```

```
#include <sys/types.h>
#include <sys/ipc.h>
#include <sys/shm.h>
#include <sys/time.h>
#include <math.h>
17 #include "game_boy.h"
18 #include "usbkeyboard.h"
19 #include "usb_HID_keys.h"
#define CART_HEADER_ADDR 0x0100
23 // Joypad keys (configure here)
24 #define JOYPAD_RIGHT
25 #define JOYPAD_LEFT
                         KEY_A
26 #define JOYPAD_UP
                          KEY_W
27 #define JOYPAD_DOWN
                         KEY_S
28 #define JOYPAD_A
                          KEY_J
29 #define JOYPAD_B
                          KEY_K
30 #define JOYPAD_SELECT
                        KEY_O
31 #define JOYPAD_START
                         KEY_I
33 // DE1-SoC H2F AXI bus address
34 #define H2F_AXI_BASE
                         0xC0000000
35 #define H2F_AXI_SPAN
                         0 \times 04000000
36 #define SDRAM_OFFSET
                          0x02000000
37
38 // FUNCTION DECLARATIONS
40 uint8_t update_joypad_status(uint8_t key);
void send_joypad_status(uint8_t reg);
char parse_printable_key(int key, bool mod, bool caps);
43 void read_cart();
```

```
void read_cart_header(FILE* ptr);
45 void save_RAM_to_SAV_file();
void read_SAV_file();
48 // TYPEDEFs
50 // Cartridge Header Information
51 typedef struct {
     uint8_t begin[4];
                              // 0x0100-0x0103: cart begin code
    uint8_t N_logo[48]; // 0x0104-0x0133: scrolling Nintendo
    graphic (MUST NOT MODIFY)
    uint8_t game_title[15];  // 0x0134-0x0142: title of the game in
    upper case ASCII
    uint8_t color_gb;
                              // 0x0143: 0x80 if color GB; else 0x00
     uint8_t licensee_new[2];
                             // 0x0144-0x0145: (new) licensee code (
    normally both 0x00 if address 0x014B != 0x33)
                              // 0x0146: GB/SGB indicator (0x00 = GB; 0
     uint8_t SGB_flag;
    x03 = SGB)
     uint8_t type;
                              // 0x0147: cartridge type
     uint8_t ROM_size;
                              // 0x0148: ROM size
     uint8_t RAM_size;
                              // 0x0149: RAM size
60
     uint8_t dest_code;
                              // 0x014A: destination code (0x00 =
    Japanese; 0x01 = Non-Japanese)
     check addresses 0x0144-0x0145; 0x79 = Accolade; 0xA4 = Konami)
    uint8_t mask_ROM;
                              // 0x014C: mask ROM version number (
    usually 0x00)
    uint8_t comp_check; // 0x014D: complement check (PROGRAM WON'T
     RUN IF INCORRECT)
    uint8_t checksum[2]; // 0x014E-0x014F: checksum (GB ignores
    this value)
66 } cart_header;
```

```
68 // GLOBAL VARIABLES
70 int GB_fd; // ioctl file descriptor
                // /dev/mem file id
72 int mmap_fd;
73 void *h2f_virtual_base; // H2F AXI bus virtual address
74 volatile uint8_t * sdram_ptr = NULL;
76 struct libusb_device_handle* keyboard;
77 uint8_t endpoint_address;
78
79 uint8_t joypad_reg; // bit 7-4: START, SELECT, B, A
                       // bit 3-0: DOWN, UP, LEFT, RIGHT
82 // Cartridge information
83 cart_header cart_info;
84 uint8_t *cart_data; // pointer to cart data start address
85 uint8_t *save_data; // pointer to save data start address
86 int ROM_size;
                      // in bytes
87 int RAM_size;
                       // in bytes
88 uint16_t ROM_bank; // number of ROM banks
89 uint8_t MBC_num;
                      // MBC number
90 uint8_t RAM_bank;
                      // number of RAM banks
91 char ROM_FILE[200];
92 char *ROM_name;
93 char SAV_FILE[200];
95 // MAIN PROGRAM
96 int main(int argc, char *argv[])
97 {
98
      if (argc != 2)
99
      {
100
```

```
printf("ERROR: no ROM file was specified. \n");
101
           exit(1);
102
       }
103
       strcpy(ROM_FILE, argv[1]);
104
       char tmp[200];
105
       strcpy(tmp, ROM_FILE);
106
       ROM_name = strtok(tmp, ".");
107
       strcpy(SAV_FILE, ROM_name);
108
       strcat(SAV_FILE, ".sav");
109
110
       // check if joypad keys are valid (cannot be ESC or modifiers or SPACE
111
      )
       uint8_t joypad_keys[8] = {
112
           JOYPAD_UP, JOYPAD_DOWN, JOYPAD_LEFT, JOYPAD_RIGHT,
113
           JOYPAD_A, JOYPAD_B, JOYPAD_START, JOYPAD_SELECT;
114
       for (uint8_t i = 0; i < 8; i++)</pre>
116
       {
117
           if (joypad_keys[i] == KEY_ESC || joypad_keys[i] == KEY_SPACE ||
118
               joypad_keys[i] == KEY_LEFTCTRL || joypad_keys[i] ==
119
      KEY_RIGHTCTRL ||
               joypad_keys[i] == KEY_LEFTSHIFT || joypad_keys[i] ==
120
      KEY_RIGHTSHIFT ||
               joypad_keys[i] == KEY_LEFTALT || joypad_keys[i] ==
121
      KEY_RIGHTALT ||
               joypad_keys[i] == KEY_LEFTMETA || joypad_keys[i] ==
      KEY_RIGHTMETA)
           {
               printf("Not a valid joypad key! Please reconfigure! \n");
124
               exit(1);
125
           }
126
       }
127
128
```

```
static const char filename[] = "/dev/game_boy";
129
      if ((GB_fd = open(filename, O_RDWR)) == -1)
130
      {
131
          fprintf(stderr, "could not open %s\n", filename);
132
          return -1;
133
      }
134
135
      // LOAD CARTRIDGE ROM AND SAV RAM TO DE1-SoC SDRAM
136
137
      // Declare volatile pointers to I/O registers (volatile
138
      // means that IO load and store instructions will be used
139
      // to access these pointer locations,
140
141
      // === get FPGA addresses =========
142
      // Open /dev/mem
143
      if((mmap_fd = open("/dev/mem", (0_RDWR | 0_SYNC ))) == -1)
      {
145
          printf("ERROR: could not open \"/dev/mem\"...\n");
146
          return(1);
147
      }
149
      150
      // get virtual address for
151
      // AXI bus address
      h2f_virtual_base = mmap(NULL, H2F_AXI_SPAN, (PROT_READ | PROT_WRITE),
     MAP_SHARED, mmap_fd, H2F_AXI_BASE);
      if(h2f_virtual_base == MAP_FAILED)
154
      {
          printf("ERROR: mmap3() failed...\n");
156
          close(mmap_fd);
157
          return(1);
158
      }
159
160
```

```
161
     sdram_ptr = (uint8_t *) (h2f_virtual_base);
162
     read_cart();
163
     164
165
     sdram_ptr = (uint8_t *) (h2f_virtual_base + SDRAM_OFFSET);
166
     if (RAM_size != 0)
167
        for (int i = 0; i < RAM_size; i++)</pre>
169
        {
170
            171
        }
172
        read_SAV_file();
173
        174
     }
175
     // MBC info
177
     sdram_ptr = (uint8_t *) (h2f_virtual_base + SDRAM_OFFSET);
178
     *(sdram_ptr - 5) = MBC_num;
                                   // MBC number
179
     *(sdram_ptr - 4) = RAM_bank;
                                   // Number of banks
     *(sdram_ptr - 3) = ROM_bank & OxFF; // Lower byte
181
     *(sdram_ptr - 2) = ROM_bank >> 8;
                                   // MSB
182
     *(sdram_ptr - 1) = 1;
                                   // load complete
183
     // JOYPAD INPUT CONTROL
185
186
     struct usb_keyboard_packet packet;
187
     int transferred;
188
     char keystate[20];
189
     bool shift;
190
     bool cap_state = 0;
191
192
     bool double_speed = 0;
193
```

```
/* Open the keyboard */
194
      if ((keyboard = openkeyboard(&endpoint_address)) == NULL) {
195
           fprintf(stderr, "Did not find a keyboard\n");
196
           exit(1);
197
      }
198
199
      /* Look for and handle keypresses */
200
      for (;;)
201
      ₹
202
           libusb_interrupt_transfer(keyboard, endpoint_address,
203
               (uint8_t*)& packet, sizeof(packet),
204
               &transferred, 0);
205
          if (transferred == sizeof(packet))
206
          {
207
               sprintf(keystate, "%02x %02x %02x %02x %02x %02x", packet
208
      .modifiers, packet.keycode[0],
                  packet.keycode[1], packet.keycode[2], packet.keycode[3],
209
                   packet.keycode[4], packet.keycode[5]);
210
               //printf("%s\n", keystate);
211
               shift = packet.modifiers == USB_LSHIFT || packet.modifiers ==
213
      USB_RSHIFT;
214
               // will execute the last pressed key
              if (packet.keycode[0] == KEY_ESC) /* ESC pressed? */
216
              {
                  if (RAM_size != 0)
218
                   {
219
                       *(sdram_ptr - 1) = 0;
                       save_RAM_to_SAV_file();
221
                       printf("
222
             }
223
```

```
break;
224
                }
225
                else if (packet.keycode[0] == KEY_SPACE)
226
                {
227
                    double_speed = !double_speed;
228
                    *(sdram_ptr - 6) = double_speed;
229
                    if (double_speed)
230
                         printf("Double speed: ON \n");
231
                    else
232
                         printf("Double speed: ON \n");
233
                }
234
                else if (packet.keycode[0] == KEY_CAPSLOCK || packet.keycode
235
      [1] == KEY_CAPSLOCK ||
                    packet.keycode[2] == KEY_CAPSLOCK || packet.keycode[3] ==
236
      KEY_CAPSLOCK ||
                    packet.keycode[4] == KEY_CAPSLOCK || packet.keycode[5] ==
      KEY_CAPSLOCK)
                {
238
                    cap_state = !cap_state;
239
                    if (cap_state)
240
                         printf("CAPS on \n");
241
                    else
242
                         printf("CAPS off \n");
243
                }
                else if (packet.keycode[5])
245
                {
246
                    // convert usb keycodes to ASCII
247
                    char input_key = parse_printable_key(packet.keycode[5],
248
      shift, cap_state);
                    printf("Key5 pressed: %c \n", input_key);
249
250
251
                    uint8_t reg = 0;
                    for (uint8_t i = 0; i <= 5; i++)</pre>
252
```

```
{
253
                         reg += update_joypad_status(packet.keycode[i]);
254
                     }
255
256
                     if (reg)
257
                     {
258
                         joypad_reg = reg;
                         send_joypad_status(joypad_reg);
260
                     }
261
                }
262
                else if (packet.keycode[4])
                {
264
                     // convert usb keycodes to ASCII
265
                     char input_key = parse_printable_key(packet.keycode[4],
266
      shift, cap_state);
                     printf("Key4 pressed: %c \n", input_key);
267
268
                     uint8_t reg = 0;
269
                     for (uint8_t i = 0; i <= 4; i++)</pre>
270
                     {
271
                         reg += update_joypad_status(packet.keycode[i]);
272
                     }
273
274
                     if (reg)
275
                     {
276
                         joypad_reg = reg;
                         send_joypad_status(joypad_reg);
278
                     }
279
                }
280
                else if (packet.keycode[3])
281
                {
282
283
                     // convert usb keycodes to ASCII
                     char input_key = parse_printable_key(packet.keycode[3],
284
```

```
shift, cap_state);
                     printf("Key3 pressed: %c \n", input_key);
285
286
                     uint8_t reg = 0;
287
                     for (uint8_t i = 0; i <= 3; i++)</pre>
288
289
                          reg += update_joypad_status(packet.keycode[i]);
290
                     }
291
292
                     if (reg)
293
                     {
294
                          joypad_reg = reg;
295
                          send_joypad_status(joypad_reg);
296
                     }
297
                }
298
                else if (packet.keycode[2])
299
                {
300
                     // convert usb keycodes to ASCII
301
                     char input_key = parse_printable_key(packet.keycode[2],
302
      shift, cap_state);
                     printf("Key2 pressed: %c \n", input_key);
303
304
                     uint8_t reg = 0;
305
                     for (uint8_t i = 0; i <= 2; i++)</pre>
306
                     {
307
                          reg += update_joypad_status(packet.keycode[i]);
308
                     }
309
310
                     if (reg)
311
                     {
312
                          joypad_reg = reg;
313
314
                          send_joypad_status(joypad_reg);
                     }
315
```

```
}
316
                else if (packet.keycode[1])
317
318
                    // convert usb keycodes to ASCII
319
                     char input_key = parse_printable_key(packet.keycode[1],
320
      shift, cap_state);
                    printf("Key1 pressed: %c \n", input_key);
321
                    uint8_t reg = 0;
323
                    for (uint8_t i = 0; i <= 1; i++)</pre>
324
                     {
325
                         reg += update_joypad_status(packet.keycode[i]);
326
                    }
327
328
                    if (reg)
329
                     {
330
331
                         joypad_reg = reg;
                         send_joypad_status(joypad_reg);
332
                    }
333
                }
334
                else if (packet.keycode[0])
335
336
                    // convert usb keycodes to ASCII
337
                     char input_key = parse_printable_key(packet.keycode[0],
      shift, cap_state);
                    printf("Key0 pressed: %c \n", input_key);
339
340
                    uint8_t reg = update_joypad_status(packet.keycode[0]);
341
                    if (reg)
342
                     {
343
                         joypad_reg = reg;
344
345
                         send_joypad_status(joypad_reg);
                    }
346
```

```
}
347
                else if (packet.keycode[0] == KEY_NONE)
348
349
                     joypad_reg = 0;
350
                     send_joypad_status(joypad_reg);
351
                }
352
            }
353
       }
354
355
       return 0;
356
357 }
   // FUNCTION DEFINITIONS
360
uint8_t update_joypad_status(uint8_t key)
362 {
       uint8_t reg;
363
       switch (key)
364
       {
365
            case JOYPAD_RIGHT:
366
                reg = (1 << 0); break;
367
            case JOYPAD_LEFT:
368
                reg = (1 << 1); break;
369
            case JOYPAD_UP:
                reg = (1 << 2); break;
371
            case JOYPAD_DOWN:
372
                reg = (1 << 3); break;
373
            case JOYPAD_A:
374
                reg = (1 << 4); break;
375
            case JOYPAD_B:
376
                reg = (1 << 5); break;
377
            case JOYPAD_SELECT:
378
                reg = (1 << 6); break;
379
```

```
case JOYPAD_START:
380
                reg = (1 << 7); break;
381
            default:
382
                reg = 0;
383
       }
384
       return reg;
385
386 }
void send_joypad_status(uint8_t reg)
  {
389
       uint8_t byte = reg;
390
       printf("Joypad register is: %.2X \n", byte);
391
       if (ioctl(GB_fd, GAME_BOY_SEND_JOYPAD_STATUS, &byte))
392
       {
393
            perror("ioctl(GAME_BOY_SEND_JOYPAD_STATUS) failed");
394
            return;
       }
396
397 }
398
   char parse_printable_key(int key, bool mod, bool caps)
  {
400
       if (key == KEY_BACKSPACE)
401
       {
402
            return 8;
       }
404
          (key == KEY_ENTER || key == KEY_KPENTER)
       {
406
            return '\n';
407
       }
408
       switch (key)
409
       {
410
411
       case KEY_A:
            return (mod ^ caps) ? 'A' : 'a';
412
```

```
case KEY_B:
413
          return (mod ^ caps) ? 'B' : 'b';
414
       case KEY_C:
415
          return (mod ^ caps) ? 'C' : 'c';
416
       case KEY_D:
417
          return (mod ^ caps) ? 'D' : 'd';
418
       case KEY_E:
419
           return (mod ^ caps) ? 'E' : 'e';
420
       case KEY_F:
421
           return (mod ^ caps) ? 'F' : 'f';
422
       case KEY_G:
423
           return (mod ^ caps) ? 'G' : 'g';
424
       case KEY_H:
425
          return (mod ^ caps) ? 'H' : 'h';
426
       case KEY_I:
427
          return (mod ^ caps) ? 'I' : 'i';
428
       case KEY_J:
429
          return (mod ^ caps) ? 'J' : 'j';
430
       case KEY_K:
431
          return (mod ^ caps) ? 'K' : 'k';
432
       case KEY_L:
433
          return (mod ^ caps) ? 'L' : 'l';
434
       case KEY_M:
435
          return (mod ^ caps) ? 'M' : 'm';
       case KEY_N:
437
           return (mod ^ caps) ? 'N' : 'n';
438
       case KEY_0:
439
           return (mod ^ caps) ? '0' : 'o';
440
       case KEY_P:
441
          return (mod ^ caps) ? 'P' : 'p';
442
       case KEY_Q:
443
          return (mod ^ caps) ? 'Q' : 'q';
444
       case KEY_R:
445
```

```
return (mod ^ caps) ? 'R' : 'r';
446
       case KEY_S:
447
           return (mod ^ caps) ? 'S' : 's';
448
       case KEY_T:
449
          return (mod ^ caps) ? 'T' : 't';
450
       case KEY_U:
451
           return (mod ^ caps) ? 'U' : 'u';
452
       case KEY_V:
453
           return (mod ^ caps) ? 'V' : 'v';
454
       case KEY_W:
455
           return (mod ^ caps) ? 'W' : 'w';
456
       case KEY_X:
457
           return (mod ^ caps) ? 'X' : 'x';
458
459
       case KEY_Y:
           return (mod ^ caps) ? 'Y' : 'y';
460
       case KEY_Z:
461
           return (mod ^ caps) ? 'Z' : 'z';
462
       case KEY_1:
463
          return (mod) ? '!' : '1';
464
       case KEY_2:
          return (mod) ? '@' : '2';
466
       case KEY_3:
467
          return (mod) ? '#' : '3';
468
       case KEY_4:
          return (mod) ? '$' : '4';
470
       case KEY_5:
471
           return (mod) ? '%' : '5';
472
       case KEY_6:
473
           return (mod) ? '^' : '6';
474
       case KEY_7:
475
          return (mod) ? '&' : '7';
476
477
       case KEY_8:
         return (mod) ? '*' : '8';
478
```

```
case KEY_9:
479
          return (mod) ? '(' : '9';
480
       case KEY_0:
481
          return (mod) ? ')' : '0';
482
       case KEY_TAB:
483
          return 9;
484
       case KEY_SPACE:
485
           return ' ';
486
       case KEY_MINUS:
487
           return (mod) ? '_' : '-';
488
       case KEY_EQUAL:
489
           return (mod) ? '+' : '=';
490
       case KEY_LEFTBRACE:
491
           return (mod) ? '{' : '[';
492
       case KEY_RIGHTBRACE:
493
           return (mod) ? '}' : ']';
494
       case KEY_BACKSLASH:
495
           return (mod) ? '|' : '\\';
496
       case KEY_SEMICOLON:
497
          return (mod) ? ':' : ';';
498
       case KEY_APOSTROPHE:
499
          return (mod) ? '"' : '\'';
500
       case KEY_GRAVE:
501
           return (mod) ? '~' : '`';
502
       case KEY_COMMA:
503
           return (mod) ? '<' : ',';</pre>
504
       case KEY_DOT:
505
           return (mod) ? '>' : '.';
506
       case KEY_SLASH:
507
           return (mod) ? '?' : '/';
508
       case KEY_KPSLASH:
509
510
          return '/';
       case KEY_KPASTERISK:
511
```

```
return '*';
512
       case KEY_KPMINUS:
513
          return '-';
514
       case KEY_KPPLUS:
515
          return '+';
516
       case KEY_KP1:
517
          return '1';
518
       case KEY_KP2:
519
          return '2';
520
       case KEY_KP3:
521
           return '3';
522
       case KEY_KP4:
523
           return '4';
524
       case KEY_KP5:
525
          return '5';
526
       case KEY_KP6:
527
          return '6';
528
       case KEY_KP7:
529
          return '7';
530
       case KEY_KP8:
531
          return '8';
532
       case KEY_KP9:
533
          return '9';
534
       case KEY_KP0:
          return '0';
536
       case KEY_KPDOT:
537
           return '.';
538
       default:
539
          return ' ';
540
       }
541
542 }
544 // read cartridge contents
```

```
545 void read_cart()
546 {
       FILE* cart_ptr;
547
       cart_ptr = fopen(ROM_FILE, "rb");
548
549
       if (cart_ptr == NULL)
550
551
           printf("Unable to open the ROM file \"%s\"!\n", ROM_FILE);
           exit(1);
553
       }
554
       else
       {
           printf("ROM file \"%s\" opened successfully! \n\n", ROM_FILE);
557
558
           printf("Cartridge information: \n");
           read_cart_header(cart_ptr);
560
561
           cart_data = (uint8_t *)malloc(ROM_size);
562
563
           fseek(cart_ptr, 0, SEEK_SET);
564
           for (int i = 0; i < ROM_size; i++)</pre>
565
           {
566
                fread(cart_data + i, 1, 1, cart_ptr);
567
                //printf("Address %.4X: %.2X \n", i, *(cart_data + i));
568
                //printf("Address of cart_data[%d] is: %p \n", i, (void *)(
569
      cart_data+i));
           }
           fclose(cart_ptr);
572
           printf("Loading %d bytes of ROM into SDRAM...", ROM_size);
573
           for (int i = 0; i < ROM_size; i++)</pre>
574
           {
575
                *(sdram_ptr + i) = *(cart_data + i);
```

```
//printf("SDRAM %.4X: %.2X \n", i, *(sdram_ptr+i));
577
           }
578
           printf("complete! \n");
579
       }
581 }
582
583 // get cartridge information (e.g. MBC type, ROM size, RAM size, etc.)
void read_cart_header(FILE * ptr)
  {
585
       fseek(ptr, CART_HEADER_ADDR, SEEK_SET);
586
       fread(&cart_info, 1, 0x14F - CART_HEADER_ADDR + 0x01, ptr);
587
588
       printf("- Game title: %s \n", cart_info.game_title);
589
590
       if (cart_info.color_gb == 0x80)
591
           printf("- Console: Game Boy Color \n");
592
       else
593
           printf("- Console: Game Boy \n");
594
595
       if (cart_info.SGB_flag == 0x03)
           printf("- Super Game Boy functions supported \n");
597
598
       char cart_str[26];
599
       switch (cart_info.type)
601
           case 0x00:
                strcpy(cart_str, "ROM ONLY");
603
                MBC_num = 0;
604
               break;
605
           case 0x01:
                strcpy(cart_str, "ROM+MBC1");
607
                MBC_num = 1;
608
                break;
609
```

```
case 0x02:
610
                strcpy(cart_str, "ROM+MBC1+RAM");
611
                MBC_num = 1;
612
                break;
613
            case 0x03:
614
                strcpy(cart_str, "ROM+MBC1+RAM+BATT");
615
                MBC_num = 1;
616
                break;
            case 0x05:
618
                strcpy(cart_str, "ROM+MBC2");
619
                MBC_num = 2;
620
                break;
           case 0x06:
622
                strcpy(cart_str, "ROM+MBC2+BATTERY");
623
                MBC_num = 2;
624
                break;
            case 0x08:
626
                strcpy(cart_str, "ROM+RAM");
627
                MBC_num = 1;
628
                break;
            case 0x09:
630
                strcpy(cart_str, "ROM+RAM+BATTERY");
631
                MBC_num = 1;
632
                break;
            case 0x0B:
634
                strcpy(cart_str, "ROM+MMM01");
                break;
636
            case 0x0C:
                strcpy(cart_str, "ROM+MMM01+SRAM");
638
                break;
639
            case 0x0D:
640
                strcpy(cart_str, "ROM+MMM01+SRAM+BATT");
641
                break;
642
```

```
case 0x0F:
643
                strcpy(cart_str, "ROM+MBC3+TIMER+BATT");
644
                MBC_num = 3;
645
                break;
646
            case 0x10:
647
                strcpy(cart_str, "ROM+MBC3+TIMER+RAM+BATT");
648
                MBC_num = 3;
649
                break;
            case 0x11:
651
                strcpy(cart_str, "ROM+MBC3");
652
                MBC_num = 3;
653
                break;
            case 0x12:
655
                strcpy(cart_str, "ROM+MBC3+RAM");
656
                MBC_num = 3;
657
                break;
            case 0x13:
659
                strcpy(cart_str, "ROM+MBC3+RAM+BATT");
660
                MBC_num = 3;
661
                break;
            case 0x19:
663
                strcpy(cart_str, "ROM+MBC5");
664
                MBC_num = 5;
665
                break;
            case Ox1A:
667
                strcpy(cart_str, "ROM+MBC5+RAM");
668
                MBC_num = 5;
669
                break;
            case 0x1B:
671
                strcpy(cart_str, "ROM+MBC5+RAM+BATT");
                MBC_num = 5;
673
674
                break;
            case 0x1C:
675
```

```
strcpy(cart_str, "ROM+MBC5+RUMBLE");
676
                MBC_num = 5;
677
                break;
678
           case 0x1D:
                strcpy(cart_str, "ROM+MBC5+RUMBLE+SRAM");
680
                MBC_num = 5;
681
                break;
682
           case 0x1E:
                strcpy(cart_str, "ROM+MBC5+RUMBLE+SRAM+BATT");
684
                MBC_num = 5;
685
                break;
686
           case 0x1F:
                strcpy(cart_str, "Pocket Camera");
688
                break;
689
           case OxFD:
690
                strcpy(cart_str, "Bandai TAMA5");
                break;
692
           case OxFE:
693
                strcpy(cart_str, "Hudson HuC-3");
694
                break:
           case 0xFF:
696
                strcpy(cart_str, "Hudson HuC-1");
                break;
698
           default:
                strcpy(cart_str, "Invalid cartridge type");
700
                exit(1);
701
       }
702
       printf("- Cartridge type: %s \n", cart_str);
703
704
       switch (cart_info.ROM_size)
       {
706
           case 0x00:
707
                ROM_bank = 2; // 32kB
708
```

```
break;
709
           case 0x01:
710
                ROM_bank = 4; // 64kB
711
                break;
712
           case 0x02:
713
                ROM_bank = 8; // 128kB
714
                break;
715
           case 0x03:
716
                ROM_bank = 16; // 256kB
717
                break;
718
           case 0x04:
719
                ROM_bank = 32; // 512kB
720
                break;
721
           case 0x05:
722
                ROM_bank = 64; // 1MB
723
                break;
724
           case 0x06:
725
                ROM_bank = 128; // 2MB
726
                break;
727
           case 0x07:
728
                ROM_bank = 256; // 4MB
729
                break;
730
           case 0x08:
731
                ROM_bank = 512; // 8MB
                break;
733
           case 0x52:
734
                ROM_bank = 72; // 1.1MB
735
                break;
736
           case 0x53:
737
                ROM_bank = 80; // 1.2MB
738
                break;
739
740
           case 0x54:
                ROM_bank = 96; // 1.5MB
741
```

```
break;
742
           default:
743
                printf("Invalid ROM size \n");
744
                exit(1);
745
       }
746
       ROM\_size = ROM\_bank * 16 * 1024;
747
       printf("- ROM size: %d bytes (%d banks) \n", ROM_size, ROM_bank);
748
       switch (cart_info.RAM_size)
750
       {
751
           case 0x00:
752
                RAM_bank = 0;
753
                RAM_size = 0;
754
                break;
755
           case 0x01:
756
                RAM_bank = 1;
757
                RAM_size = 2 * 1024;
                                            // 2kB
758
                break;
759
           case 0x02:
760
                RAM_bank = 1;
761
                RAM_size = 8 * 1024; // 8kB
762
                break;
763
           case 0x03:
764
                RAM_bank = 4;
                RAM_size = 4 * 8 * 1024; // 32kB
766
                break;
767
           case 0x04:
768
                RAM_bank = 16;
769
                RAM_size = 16 * 8 * 1024; // 128kB
770
                break;
771
           default:
772
                printf("Invalid RAM size \n");
773
                exit(1);
774
```

```
}
775
       printf("- RAM size: %d bytes (%d banks) \n", RAM_size, RAM_bank);
777 }
779 // saves RAM contents (in SDRAM) to a SAV file
780 void save_RAM_to_SAV_file()
781 {
       FILE* save_ptr;
       save_ptr = fopen(SAV_FILE, "wb");
783
784
       if (save_ptr == NULL)
785
       {
786
           printf("Unable to open the SAV file \"%s\"! \n", SAV_FILE);
787
           exit(1);
788
       }
789
       else
       {
791
           printf("SAV file \"%s\" opened successfully! \n\n", SAV_FILE);
792
793
           sdram_ptr = (uint8_t *) (h2f_virtual_base + SDRAM_OFFSET);
795
           save_data = (uint8_t *)malloc(RAM_size);
796
797
           printf("Saving game data... \n");
           for (int i = 0; i < RAM_size; i++)</pre>
799
           {
800
                *(save_data + i) = *(sdram_ptr + i);
801
           }
802
803
           printf("Writing to file: %s \n", SAV_FILE);
804
           fwrite(save_data, 1, RAM_size, save_ptr);
805
           fclose(save_ptr);
806
       }
807
```

```
808 }
809
810 void read_SAV_file()
811 {
       FILE* save_ptr;
812
       save_ptr = fopen(SAV_FILE, "rb");
813
814
       if (save_ptr == NULL)
815
       {
816
           printf("No SAV file was loaded \n");
817
       }
818
       else
819
       {
820
           printf("SAV file \"%s\" opened successfully! \n\n", SAV_FILE);
821
822
            save_data = (uint8_t *)malloc(RAM_size);
824
           fseek(save_ptr, 0, SEEK_SET);
825
           for (int i = 0; i < RAM_size; i++)</pre>
826
           {
                fread(save_data + i, 1, 1, save_ptr);
828
                //printf("Address %.4X: %.2X \n", i, *(save_data + i));
829
                //printf("Address of save_data[%d] is: %p \n", i, (void *)(
830
      save_data+i));
           }
831
           fclose(save_ptr);
832
833
           printf("Loading %d bytes of RAM into SDRAM...", RAM_size);
834
           for (int i = 0; i < RAM_size; i++)</pre>
835
           {
836
                *(sdram_ptr + i) = *(save_data + i);
837
                //printf("SDRAM %.4X: %.2X \n", i, *(sdram_ptr+i));
838
           }
839
```

## Listing C.18: main.c

```
_{1} /* * Device driver for the Game Boy joypad
  * A Platform device implemented using the misc subsystem
  * Justin Hu
  * Columbia University
   * References:
  * Linux source: Documentation/driver-model/platform.txt
                   drivers/misc/arm-charlcd.c
10
   * http://www.linuxforu.com/tag/linux-device-drivers/
11
   * http://free-electrons.com/docs/
13
   * "make" to build
  * insmod game_boy.ko
15
  * Check code style with
17
  * checkpatch.pl --file --no-tree game_boy.c
   */
19
21 #include 21 module.h>
22 #include <linux/init.h>
23 #include ux/errno.h>
24 #include 24 tinux/version.h>
25 #include ux/kernel.h>
27 #include 27 #include 27 #include 27 #include 27 #include 
28 #include <linux/slab.h>
```

```
29 #include <linux/io.h>
30 #include <linux/of.h>
31 #include 4 inux/of_address.h>
32 #include <linux/fs.h>
33 #include uaccess.h>
34 #include "game_boy.h"
35
36 #define DRIVER_NAME "game_boy"
38 #define JOYPAD_REG(x)(x)
39
40 //
     ********************************
41
* Information about our device
44 */
45 struct game_boy_dev {
    struct resource res; /* Resource: our registers */
    void __iomem* virtbase; /* Where registers can be accessed in memory
     */
    uint8_t joypad_status; // current joypad status
50 } dev;
52 static void write_joypad_register(uint8_t * reg)
53 {
     iowrite8(*reg, JOYPAD_REG(dev.virtbase));
     dev.joypad_status = *reg;
56 }
58 //
```

```
59
  * Handle ioctl() calls from userspace:
   * Read or write the segments on single digits.
   * Note extensive error checking of arguments
   */
static long game_boy_ioctl(struct file* f, unsigned int cmd, unsigned long
      arg)
66 {
      uint8_t joypad_reg;
      switch (cmd) {
69
      case GAME_BOY_SEND_JOYPAD_STATUS:
70
          if (copy_from_user(&joypad_reg, (uint8_t*)arg,
              sizeof(uint8_t)))
              return -EACCES;
          write_joypad_register(&joypad_reg);
74
          break;
      default:
77
          return -EINVAL;
      }
80
      return 0;
82 }
84 //
_{86} /* The operations our device knows how to do */
```

```
87 static const struct file_operations game_boy_fops = {
      .owner = THIS_MODULE,
      .unlocked_ioctl = game_boy_ioctl,
90 };
91
92 /* Information about our device for the "misc" framework -- like a char
     dev */
93 static struct miscdevice game_boy_misc_device = {
      .minor = MISC_DYNAMIC_MINOR,
      .name = DRIVER_NAME,
      .fops = &game_boy_fops,
97 };
98
99 //
        ****************************
100
101 /*
  * Initialization code: get resources (registers) and display
102
   * a welcome message
   */
104
105 static int __init game_boy_probe(struct platform_device* pdev)
106 {
      uint8_t joypad_init = 0x00; // initialize joypad
108
      int ret;
109
      /* Register ourselves as a misc device: creates /dev/game_boy */
111
      ret = misc_register(&game_boy_misc_device);
112
113
      /* Get the address of our registers from the device tree */
114
115
      ret = of_address_to_resource(pdev->dev.of_node, 0, &dev.res);
      if (ret) {
116
```

```
ret = -ENOENT;
117
           goto out_deregister;
118
       }
119
120
       /* Make sure we can use these registers */
121
       if (request_mem_region(dev.res.start, resource_size(&dev.res),
           DRIVER_NAME) == NULL) {
123
           ret = -EBUSY;
124
           goto out_deregister;
       }
126
127
       /* Arrange access to our registers */
128
       dev.virtbase = of_iomap(pdev->dev.of_node, 0);
       if (dev.virtbase == NULL) {
130
           ret = -ENOMEM;
131
           goto out_release_mem_region;
132
       }
133
134
       write_joypad_register(&joypad_init);
135
136
       return 0;
137
138
out_release_mem_region:
       release_mem_region(dev.res.start, resource_size(&dev.res));
  out_deregister:
       misc_deregister(&game_boy_misc_device);
       return ret;
143
144 }
145
146 /* Clean-up code: release resources */
static int game_boy_remove(struct platform_device* pdev)
148 {
       iounmap(dev.virtbase);
149
```

```
release_mem_region(dev.res.start, resource_size(&dev.res));
151
      misc_deregister(&game_boy_misc_device);
      return 0;
152
153 }
154
155 //
        *******************************
156
157 /* Which "compatible" string(s) to search for in the Device Tree */
158 #ifdef CONFIG_OF
159 static const struct of_device_id game_boy_of_match[] = {
          { .compatible = "csee4840, joypad-1.0" },
160
          {},
161
162 };
MODULE_DEVICE_TABLE(of, game_boy_of_match);
164 #endif
  /* Information for registering ourselves as a "platform" driver */
  static struct platform_driver game_boy_driver = {
      .driver = {
168
          .name = DRIVER_NAME,
169
          .owner = THIS_MODULE,
170
          .of_match_table = of_match_ptr(game_boy_of_match),
      },
      .remove = __exit_p(game_boy_remove),
173
174 };
/* Called when the module is loaded: set things up */
static int __init game_boy_init(void)
178 {
179
      pr_info(DRIVER_NAME ": init\n");
      return platform_driver_probe(&game_boy_driver, game_boy_probe);
180
```

```
181 }
182
^{183} /* Calball when the module is unloaded: release resources */
static void __exit game_boy_exit(void)
185 {
      platform_driver_unregister(&game_boy_driver);
186
      pr_info(DRIVER_NAME ": exit\n");
187
188 }
189
190 //
     ****************************
191
192 module_init(game_boy_init);
193 module_exit(game_boy_exit);
195 MODULE_LICENSE("GPL");
196 MODULE_AUTHOR("Justin Hu, Columbia University");
MODULE_DESCRIPTION("Game Boy joypad driver");
```

Listing C.19: game\_boy.c

```
#ifndef _GAME_BOY_H

#define _GAME_BOY_H

#include <linux/ioctl.h>

#define GAME_BOY_MAGIC 'q'

/* ioctls and their arguments */

#define GAME_BOY_SEND_JOYPAD_STATUS __IOW(GAME_BOY_MAGIC, 1, uint8_t *)

#endif
```

Listing C.20: game\_boy.h