

ROHAN YADAV [03016403219]
B.Tech (CSE) V-sem

LAB-3

Q) Write a VHDL program to design 4-bit adder using a macro of half adder & full adder

Ans)

```
library IEEE;  
use IEEE.STD-LOGIC-1164.ALL;  
entity ha is  
    port (a: in std_logic;  
          y: in std_logic;  
          s: out std_logic;  
          c: out std_logic);  
end ha;  
architecture Behavioral of ha is  
begin  
    s <= a xor y;  
    c <= a and y;  
end Behavioral;
```

```
entity fa_comp is  
    port (a: in std_logic;  
          b: in std_logic;  
          cin: in std_logic;  
          sum: out std_logic;  
          carry: out std_logic);  
end fa_comp;
```


architecture Behavioral of fa_comp is

port (a : in std_logic;
y : in std_logic;
s : out std_logic;
c : out std_logic);

end component;

signal temp1, temp2, temp3 : std_logic;

begin

ha1 : ha port map (a => a, y => b, s => temp1,
c => temp2);

ha2 : ha port map (a => temp1, y => cin, s => sum,
c => temp3);

carry <= temp2 or temp3;

end behavioral;

entity adder_4bit is

port (a : in std_logic_vector(3 down to 0);
b : in std_logic_vector(3 down to 0);
carrying : in std_logic;
sum : out std_logic_vector(3 down to 0);
carryout : out std_logic);

end adder_4bit;

architecture Behavioral of adder4bit is

component fa_comp is
port (a: in std_logic;
b: in std_logic;
cin: in std_logic;
sum: out std_logic;
carry: out std_logic);

end component fa_comp;

signal temp: std_logic_vector (2 downto 0);
begin

u1: fa_comp port map (a => a(0), b => b(0),
cin => carry_in, sum => sum(0), carry => temp(0));

u2: fa_comp port map (a => a(1), b => b(1), cin => temp(0),
sum => sum(1), carry => temp(1));

u3: fa_comp port map (a => a(2), b => b(2), cin => temp(1),
sum => sum(2), carry => temp(2));

u4: fa_comp port map (a => a(3), b => b(3),
cin => temp(2), sum => sum(3), carry
=> carry_out);

end Behavioral;