ROHAN YADAN [03016403219] B. Tech (CSE) VHDL — LAB-4 8/ Write a VMDL program to design BCD addless Ans library IEEE; USE | LEEE. STD\_LOGIC\_1164-ALL; entity BCD adder is port (bed 1: in std-logic vector (3 down to 0); bed 2: in std-logic-vector (3 down to 0); bed carry in: in stalogic;

bed som: out stalogic - vector (3 down to 0);

bed carry out = out stalogic );

Bed adolor; anhitecture Behavioral of BCD adder is component adder 4Bit is part (a'in stable vector (3 downto 0); b: in stollegic vector (3 down to 0);

carry in: in stollegic;

sun: out etalogic-vector (3 down to 0);

carryout: out stollegic);

end component add of bit;

signal sin: Stollegic vector (3 down to 0);

signal sin: Stollegic;

signal sin: Stollegic; ul: adder 4bit pot map (a(3)=) bed 1(3), cen=) temp(1), sun=) sun(2), (a roy=) tamp(2)); 04: fa\_comp pot map (a=)a(3), b=) b (3), cin =) temp(2). Sum=) sum(3) carry=) carryonit); and Behavioral'

a(2) => bid(2), a(1)=> bid((1), 2(0) => bid 1(0), b(3) => bid 2(3), b(2) => bid 2(2), b(1) => bid 2(1), b(0) => by 2(0), carryin => bid carryin, sum(3) => sc3), sum => sc2), sum(1)=> sc1), su(0)=) s(0), (apport=) (); K (= (s(3) and s(2)) co (s(3) and s(1)) oo (c), n(z"0110" when k2'1'else "0000"; U2: adder 4 bit post map (a(3)=) s(3) a(2)=)s(2), a(1)=>s(1), a(0)=)s(0), b(8)=>n(3), b(2)=)n(2), b(1)=)cn(1), b(0)2) m(0), cabyin-) '0', sim(3)= >bcelsom(3), 50m(2) ) bcdsun(2), sum(1)=) bcdsum(1), com (0)=) bed som (0), carryout =) bed carryout); end Behavioral