

LAB : 5

Q - Write a VHDL program to design 7-segment display decoder circuit

Ans. library IEEE;  
use IEEE.STD-LOGIC-1164.ALL

entity BCDdecoder is

Port ( x: in std-logic-vector(3 downto 0);

y: out std-logic-vector(6 downto 0));

end BCDdecoder;

architecture behave of BCDdecoder is

signal temp: std-logic-vector(15 downto 0);

begin

temp <= "00000000011111" when (x = "0000")

else "000000000000110" when (x = "0001") else

"000000001011010" when (x = "0010") else

"000000001001111" when (x = "0011") else

"000000001100110" when (x = "0100") else

"000000001101101" when (x = "0101") else

"000000001111101" when (x = "0110") else

"000000000000111" when (x = "0111") else

"000000000111111" when (x = "1000") else

"000000001100111" when (x = "1001") else

(others => Z);

y <= temp(6 downto 0) and temp(15 downto 7) <= '0';

end behave;