

LAB 4

Q. Write a VHDL program to design BCD adder.

Ans. library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

entity BCDadder is

Port (bcd1: in std_logic_vector (3 downto 0);

bcd2: in std_logic_vector (3 downto 0);

bcd carry in : in std_logic;

bcdsum: out std_logic_vector (3 downto 0);

bcd carryout: out std_logic);

end BCDadder;

architecture Behavioral of BCDadder is

component adder4Bit is

Port (a: in std_logic_vector (3 downto 0);

b: in std_logic_vector (3 downto 0);

carry in : in std_logic;

sum: out std_logic_vector (3 downto 0);

carryout: out std_logic);

end component adder4bit;

signal s, n : std_logic_vector (3 downto 0);

signal c, k : std_logic;

begin

u1: adder4bit port map (a(3) => bcd1(3),

cin => temp(1), sum => sum(2), carry => temp(2));

u4: fa-comp port map (a => a(3), b => b(3),

cin => temp(2), sum => sum(3), carry => carryout);

end Behavioral;

$a(2) \Rightarrow bcd1(2), a(1) \Rightarrow bcd1(1),$
 $a(0) \Rightarrow bcd1(0), b(3) \Rightarrow bcd2(3),$
 $b(2) \Rightarrow bcd2(2), b(1) \Rightarrow bcd2(1),$
 $b(0) \Rightarrow bcd2(0), carryin \Rightarrow bcdcarryin,$
 $sum(3) \Rightarrow s(3), sum(2) \Rightarrow s(2), sum(1) \Rightarrow s(1),$
 $sum(0) \Rightarrow s(0), carryout \Rightarrow c;$
 $k \leftarrow (s(3) \text{ and } s(2)) \text{ or } (s(3) \text{ and } s(1)) \text{ or } (c);$
 $x \leftarrow "0110" \text{ when } k = '1' \text{ else } "0000";$

$u2 : \text{adder4bit port map}(a(3) \Rightarrow s(3),$
 $a(2) \Rightarrow s(2), a(1) \Rightarrow s(1), a(0) \Rightarrow s(0),$
 $b(3) \Rightarrow x(3), b(2) \Rightarrow x(2), b(1) \Rightarrow x(1),$
 $b(0) \Rightarrow x(0), carryin \Rightarrow '0', sum(3) \Rightarrow bcdsum(3),$
 $sum(2) \Rightarrow bcdsum(2), sum(1) \Rightarrow bcdsum(1),$
 $sum(0) \Rightarrow bcdsum(0), carryout \Rightarrow bcdcarryout);$
 end Behavioral;