| | HIMESH NAYAK |
|--------|--|
| | 01216403219 VHDL Page No: |
| 377773 | BTech CSE 5th Sem Date: // |
| | LAG :5 |
| | |
| 9 | - Write a VHDL program to design 7-segment display decodor circuit |
| | display de codor circuit |
| ٨ | |
| ary- | library IEEE; |
| | LUXE TEEE STD-LOGIC-1164-ALL |
| | entitu BCD decorder in |
| | entity BCD decoder is Part (n: in std-logic vector (3 down to 0); y: out std-logic vector (6 down to 0); end BCD decoder: |
| | y: out std-logic redor (6 dounts 0)); |
| | end BCD decoder; |
| | architecture behave of BCD decoder is |
| | signal temp: std-logic-vector (15 downto 0); |
| | begin |
| | temp = "000000000111111" when (x = "0000") |
| | else "00000000000110 when (n="0001") else |
| | "000000001011010" when (n="0010") else |
| | "0000000000001111" when (n="0011") else |
| | "000000001100110"when (n="0100") else |
| | "0000000001101101" when (n = (0101") else |
| | "000000001111101" when (n="0110") else |
| | "0000000000000111" when (n= "0111") else |
| | "0000000000111111" when (n="1000") else |
| | "000000001100111" when (n="1001") else |
| | (others => 2); |
| | y = temp (6 dounto 0) and temp (15 dounto 7) (='0', end behave; |
| | end behane; |
| | |
| | |
| | |