HIMESH NAVAK 01216403219 VHDL Page No: BTah CSE SM Sem Date: / / LAB 16 O. Write a program to implement 4:1 Mux library IEEE; dus use IEEE. std_logic_1164, all; entity mun-4tol is port (AB, C, D: in Ad-logic; SO, SI: in std-logic; Z: out Std_logic;); end mun-4tol; architecture bur of mun 4tol is begin process (A, B, C, D, SO, SI) is y (50=10' and S1='0') then elseif (SO='1' and St='0') then Z (= B; elsey (50 = '0' and SI = '1') then Z <= C; Z = D; end if; end process; end bhy: