HIMESH NAYAK VHDL Page No: 01216403219 Date: / / Brech CSE 5th Sem LAB 4 9. Write a VHDL program to design BCD adder ans library IEEE; use leee. STD-LOGIC 1164. ALL; entity BCD adder is Port (bcd1: in std-logic-vector (3 down to) bed 2: in std-legic vector (3 downto 0); bed carry in : in std-logic; bedsum: out std-logic_vector (3 dountse) bed carryout: out std-logic); end BCDadder; architecture Behanioral of BCDadder is component adder 4Bit is Port (a: in std-logic-vector (3 dounts0); b: in std-logic-vector (3 down to 0); carry in : in std-lagic; semi out std_logic_vector (3down 60) carryout: out std-logic); end component adder 4 bit; signal s, n: std-legic ne vor (3 doum to 0); signal C, K: std logic; ul: adder4bit port map (a(3) =) bcd1(3), cin => temp(1), sum => sum (2), carry => temp(2)); u4: fa-comp port map (a=) a(3), b=) b(3), cin => temp(2), sum => sum (3), carry=> carryet end Behavioral;

a(0)=> b(d1(0), b(3)=> b(d2(3), b(2) => bcd2(2), b(1) => bcd@2(1), b(0) => bcd2(0), carryin => bcdcarryin, sum (3) > s(3), sum (2) >> s(2), sum (1) >> s(1), sum (0) => s(0), carryout => c); K (= (s(3) and s(2)) or (s(3) and s(1)) or (c), n = "0110" when k = '1' else "0000"; u2: adder bit port map (a(3)=) s(3), $a(2) \Rightarrow s(2), a(1) \Rightarrow s(1), a(0) \Rightarrow s(0),$ $b(3) \Rightarrow x(3), b(2) \Rightarrow x(2), b(1) \Rightarrow x(1),$ b(0) => n(0), corryin => '0', sum (3) => bcdsum (3) sum (2) => bcdsum (2), sum (1)=> bcdsum (1), sum (0) => bcd sum (0), carryout => bcd carryout); end Behavioral;

a(2) => bcd 1(2), a(1) => bcd1(1),