

ROHAN YADAV  
03016403219  
B.Tech (CSE)

VHDL

lab 6

Q] Write program to implement 4:1 MUX

Ans] library IEEE;  
use IEEE.std\_logic\_1164.all;

entity mux\_4to1 is  
port (A, B, C, D : in std\_logic;  
S0, S1 : in std\_logic;  
Z : out std\_logic);  
end mux\_4to1;

architecture bhw of mux\_4to1 is

begin

process (A, B, C, D, S0, S1) is

begin

if (S0 = '0' and S1 = '0') then

Z <= A;

else if (S0 = '1' and S1 = '0') then

Z <= B;

else if (S0 = '0' and S1 = '1') then

Z <= C;

else

Z <= D;

end if;

end process;

end bhw;