ROHAN YADAN 03016403219 B. Tech (CSE) Lab 6 VHDL Diste program to ruplement 4:1 MUX Any library 1888; Use 1888. Std-legic_1164all; entity wex 4to is

port (\$1,B,C,D!,n std_logic;

so,SI:in std_logic;

z:out std_logic;);

end nex-4tol; architector bhr of nex 4tol is (A, B, C, D, So, SI) is 1 1/3 (So = '0' and SI = '0') then

2 (= A;
else if 150 = '1' and s1=10) then

3 (= B; else if 250=10' and S1=11) Hen
2 <= C; Z <= D", end if ; end process;