HIMESH NAYAK Page No: 01216403219 VHDL Date: / / BTech CSE 5th Sem LAB:3 Write a VHDL program to design 4-bit adder using a macro of half adder and full adder drylibrary IEEE; use IEEE. STD-LOGIC_1164.ALL; entity ha is Port (n: in std-logic; y: in std-logic; s out std-logic; C: out std-logic;); end ha; architechture Behanioral of hais S <= x nor y; C = n and y; end Behavioral; entity fa-comp is Part (a: in std-logic; b: in std-logic; cin: in std-lægic; sum: out std-legic; carry: out std-logic;); end fa-compi architechture Behavioral of fa-compis component ha is Part (n: in std-logic; y: in std-logic; S: Out std-legic; c: out std-logic;);

rage No: Date: / / end component; signal templ, temp2, temp3: std. logic; that the port map (n > a, y => b, s => temp!, had haport map(m > tempt, y => cin, sosum, c => 1emp 3); carry < temp2 or temp3; end Behanioral, ently adder 4bit is Part (a un std-logie-nector (3 down to 0); b: in std-legic-vector (3 downto 0); carryin : in std-logic; sum: out std-logic-nector (3 dounts 0); carryout: out std-logic); end adder4bit; architechture Behavioral of adder45it is component fa-comp is Part (a: in std-logic; b: in Std-logic; cin: in Adlogic; sum: out std-logic; carry: out std-logic;); end component fa-comp; rignal temp: Std-logic nector (2 dounts 0); u1: fa-comp port map (a=>a(o), b=>b(o), cin => carryin, sum => sum(o), carry => temp(o)); fa comp port map (a=) a(1), b=> b(1), ain > temp (0), sum > sum (1), carry => temp (1); a3: fa-comp port map (a=) a(2), b=> b(2),

cin => temp(1), sum => sum (2), carry => temp(2)); u4: fa-comp port map (a=) a(3), b=) b(3), cin => temp(2), sum => sum (3), carry=> carrypet) end Behavioral;