

Q/ Write a VHDL program to design BCD adder

Ans/ Library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity BCD adder is

port (bcd1: in std_logic_vector (3 down to 0);
bcd2: in std_logic_vector (3 down to 0);
bcd carry in: in std_logic;
bcd sum: out std_logic_vector (3 down to 0);
bcd carry out: out std_logic);
end BCD adder;

architecture Behavioral of BCD adder is
component adder 4Bit is

port (a: in std_logic_vector (3 down to 0);
b: in std_logic_vector (3 down to 0);
carry in: in std_logic;
sum: out std_logic_vector (3 down to 0);
carry out: out std_logic);
end component adder 4 bit;

signal s_n: std_logic_vector (3 down to 0);
signal c_k: std_logic;
begin

u1: adder 4bit port map (a(3) => bcd1(3),
cin => temp(1), sum => sum(2), carry => temp(2));

u4: fa_comp port map (a => a(3), b => b(3),
cin => temp(2), sum => sum(3), carry => carryout);

end Behavioral;

$a(2) \Rightarrow bcd1(2)$, $a(1) \Rightarrow bcd1(1)$,
 $a(0) \Rightarrow bcd1(0)$, $b(3) \Rightarrow bcd2(3)$,
 $b(2) \Rightarrow bcd2(2)$, $b(1) \Rightarrow bcd2(1)$,
 $b(0) \Rightarrow bcd2(0)$, $carryin \Rightarrow bcd\ carryin$,
 $sum(3) \Rightarrow s(3)$, $sum(2) \Rightarrow s(2)$, $sum(1) \Rightarrow s(1)$,
 $sum(0) \Rightarrow s(0)$, $carryout \Rightarrow C$;

$k \leftarrow (s(3) \text{ and } s(2)) \text{ or } (s(3) \text{ and } s(1)) \text{ or } C$;

$n \leftarrow "0110"$ when $k = 1$ else $"0000"$;

U2: adder4bit post wrap ($a(3) \Rightarrow s(3)$)

$a(2) \Rightarrow s(2)$, $a(1) \Rightarrow s(1)$, $a(0) \Rightarrow s(0)$,
 $b(3) \Rightarrow n(3)$, $b(2) \Rightarrow n(2)$, $b(1) \Rightarrow n(1)$,
 $b(0) \Rightarrow n(0)$, $carryin \Rightarrow '0'$, $sum(3) \Rightarrow bcdsum(3)$,
 $sum(2) \Rightarrow bcdsum(2)$, $sum(1) \Rightarrow bcdsum(1)$,
 $sum(0) \Rightarrow bcdsum(0)$, $carryout \Rightarrow bcdcarryout$;
 end Behavioural;