ROMAN YADAN [03016403219] B. Tech (CSE) I sem LAB-3 Drite a VHDL program to design 4: bit adder vising a macro of half adder & full adder And library IEEE; use IEEE.STD-LOGIC-1164.ALL; entity he is

port (n: in std-logic;

y: in std-logic;

s: out std-logic;

c: out std-logic;

and he; architecture Behavioral of ha is S <= n nor y; C <= n and y; end Behavioral; entity for comp is Port (a. in Std-logic;
b: in std-logic;
cin: in std-logic;
sum: out std-logic;
carry: out std-logic;);
end fa comp;

architecture Behavioral of pa comp is

component hat is

component hat is

port (n: in std-logic;

y: in std-logic;

s: out std logic; c : out std\_logic;); and component;
signal templ, temp2, temp3: std\_logic; begin
hal: ha port unp[n=)9, g=>6,50 temp1,
c=>temp2); haz: ha post usp (n=) templ, y=) cin, s=) sum, c=> temp3);
capy (= tamp2 or temp3; end behavioral; entity addot ! Whit is port (a: in Std-logic-vector (3 down to 9); b: in std logic vector (3 down to 0); carrying: in std-logic; som: out std-logic vector (3 down to 0); adolosi 4 bit; std-logic);

carchetecture Behavioral of addorablit
component facomp is
Port (a: m std-logic;
boin std-logic;
cin; in std-logic;
som: out std-logic;
corry: out std-logic; end component fa comp; signal temp: std\_logic. vector (2 down to 0); begin vl: fa-comp port map (a=) a(o), b=) b(o), cin=> carry in, som=) som(o), carry truple; U2: fa\_comp post map (a=)a(1), b=) b(1), cin=) temp(a) som =) som (1), comy =) temp(1)); U3: fai comp post was (a da(2), b d b(2), cin d temple)
Som = ) som (2), (a sy d) temp (2); end Behavioral; (a=) a(3), b=) b(3), carry, end Behavioral;