

Instruction list in AVR assembler

Rx: result register; Ry: any register; Rh: Register R16 to R31; RdL/H: Register pair low/High (R25:R24, R27:R26, R29:R28, R31:R30); P: Port; PL: Lower port; X: R27:R26; Y: R29:R28; Z: R31:R30; SP: Stack pointer; C: Carry flag; I: Interrupt flag; K: Constant

- 1. Arithmetical and logic instructions
- Jumping and branching instructions
 Copy and load instructions
 Bit instructions

- 5. Controller instructions

Instruction list								
Mnem.	P1	P2	Description	Action	Flags affected	Clk	Limitations	Words
Arithmetical and logical operations								
<u>ADD</u>	Rx	Ry	Add register	$Rx \leftarrow Rx + Ry$	Z,C,N,V,S,H	1		1
<u>ADC</u>	Rx	Ry	Add register and carry	$Rx \leftarrow Rx + Ry + C$	Z,C,N,V,S,H	1		1
ADIW	RdL	K	Add constant to register pair	$RdH:RdL \leftarrow RdH:RdL + K$	Z,C,N,V,S	2	RdL=24/26/28/30, K: 0 to 63	1
<u>SUB</u>	Rx	Ry	Subtract register	$Rx \leftarrow Rx - Ry$	Z,C,N,V,S,H	1		1
<u>SUBI</u>	Rh	K	Subtract constant	Rh ← Rh - K	Z,C,N,V,S,H	1	R: 16 to 31	1
SBC	Rx	Ry	Subtract register and carry	$Rx \leftarrow Rx - Ry - C$	Z ¹ ,C,N,V,S,H	1		1
<u>SBCI</u>	Rh	K	Subtract constant and carry	$Rh \leftarrow Rh - K - C$	Z ¹ ,C,N,V,S,H	1	R: 16 to 31	1
<u>CP</u>	Ry1	Ry2	Compare register	Rx - Ry	Z,C,N,V,S,H	1		1
<u>CPC</u>	Ry1	Ry2	Compare register and carry	Ry1 - Ry2 - C	Z ¹ ,C,N,V,S,H	1		1
<u>CPI</u>	Rh	K	Compare with constant	Rx - K	Z,C,N,V,S,H	1	R: 16 to 31, K: 0 to 255	1
SBIW	RdL	K	Subtract constant from register pair	RdH:RdL ← RdH:RdL - K	Z,C,N,V,S	2	RdL=24/26/28/30, K: 0 to 63	1
AND	Rx	Ry	Binary AND register	$Rx \leftarrow Rx \text{ AND } Ry$	Z,N,V,S	1		1
ANDI	Rh	K	Binary AND with constant	Rh ← Rh UND K	Z,N,V,S	1	R: 16 to 31, K: 0 to 255	1
<u>OR</u>	Rx	Ry	Binary OR	$Rx \leftarrow Rx OR Ry$	Z,N,V,S	1		1
ORI	Rh	K	Binary OR with constant	Rh ← Rh OR K	Z,N,V,S	1	R: 16 to 31, K: 0 to 255	1
<u>EOR</u>	Rx	Ry	Exclusive-OR	Rx ← Rx XOR Ry	Z,N,V,S	1		1
<u>COM</u>	Rx		One's complement	Rx ← 255 - Rx	Z,C,N,V,S	1		1
<u>NEG</u>	Rx		Two's complement	Rx ← 256 - Rx	Z,C,N,V,S,H	1		1
SBR	Rh	K	Set bits in constant K	Rh ← Rh OR K	Z,N,V,S	1	R: 16 to 31, K: 0 to 255	1
<u>CBR</u>	Rh	K	Clear bits in constant K	$Rh \leftarrow Rh \text{ AND (NEG K)}$	Z,N,V,S	1	R: 16 to 31, K: 0 to 255	1
<u>INC</u>	Rx		Increase by one	$Rx \leftarrow Rx + 1$	Z,N,V,S	1		1
<u>DEC</u>	Rx		Decrease by one	$Rx \leftarrow Rx - 1$	Z,N,V,S	1		1
<u>TST</u>	Ry		Compare with zero	Rx OR Rx	Z,N,V,S	1		1
CLR	Rx		Clear all bits	$Rx \leftarrow 0$	Z,N,V,S	1		1
<u>SER</u>	Rh		Set all bits	Rh ← 255	-	1	R: 16 to 31	1
MUL	Ry1	Ry2	Multiply 8 bits	R1:R0 ← Ry1 * Ry2	Z,C	2		1

MULS	Ry1	Ry2	Multiply signed	R1:R0 ← Ry1 * Ry2	Z,C	2	Ry1,Ry2: 16 to 31	1	
MULSU	Rx	Ry	Multiplipy unsigned and signed	R1:R0 ← Ry1 * Ry2	Z,C	2	Ry1,Ry2: 16 to 31	1	
FMUL	Ry1	Ry2	Floating point multiplication	R1:R0 ← Ry1 * Ry2	Z,C	2	Ry1,Ry2: 16 to 23	1	
FMULS	Ry1	Ry2	Floating point multiplication signed	R1:R0 ← Ry1 * Ry2	Z,C	2	Ry1,Ry2: 16 to 23	1	
FMULSU	Ry1	Ry2	Floating point multiplication signed and unsigned	R1:R0 ← Ry1 * Ry2	Z,C	2	Ry1,Ry2: 16 to 23	1	
DES	K		Data encoding and decoding	(R7:R0, R15:R8)	-	1/2	(MEGA/XMEGA only), K<16	1	
	The Z-flag is set to one if this instruction yielded zero AND if it was set by the previous instruction. This enables 16-bit comparisons.								
Jump instructions									
<u>RJMP</u>	K		Relative jump	$(PC) \leftarrow (PC) + /- K$	-	2	K: -2048 to 2047	1	
<u>IJMP</u>			Indirect jump	$(PC) \leftarrow Z$	-	2		1	
EIJMP			Extended indirect jump	$(PC) \leftarrow EIND + Z$	-	2	(XMEGA only)	1	
JMP	K		Direct (wide) jump	(PC) ← K	-	3	K: 0 to 65535	2	
RCALL	K		Relative call	$(Stack) \leftarrow (PC), (PC) \leftarrow (PC) +/- K$	-	2/3/4	K: -2048 to 2047	1	
ICALL			Indirect call	$(Stack) \leftarrow (PC), (PC) \leftarrow Z$	-	2/3/4		1	
EICALL			Extended indirect call	$(Stack) \leftarrow (PC), (PC) \leftarrow EIND+Z$	-	3/4		1	
<u>CALL</u>	K		Wide call	$(Stack) \leftarrow (PC), (PC) \leftarrow K$	-	3/4/5		2	
<u>RET</u>			Return from call	$(PC) \leftarrow (Stack)$	-	4		1	
<u>RETI</u>			Return from interrupt service routine	$(PC) \leftarrow (Stack), I \leftarrow 1$	-	4		1	
CPSE	Ry1	Ry2	Jump over next instruction if equal	$Ry1=Ry2: (PC) \leftarrow (PC+2)$	-	2/3		1	
SBRC	Ry	В	Jump over next instruction if bit clear	$(Bit)=0: (PC) \leftarrow (PC+2)$	-	2/3		1	
SBRS	Ry	В	Jump over next instruction if bit set	$(Bit)=1: (PC) \leftarrow (PC+2)$	-	2/3		1	
<u>SBIC</u>	PL	В	Jump over next instruction if portbit clear	$(Bit)=0: (PC) \leftarrow (PC+1)$	-	2/3		1	
SBIS	PL	В	Jump over next instruction if portbit set	$(Bit)=1: (PC) \leftarrow (PC+1)$	-	2/3		1	
BRBS	K	В	Jump relative if bit in SREG set	$(SREG-Bit=1): (PC) \leftarrow (PC) +/- K$	-	1/2	K: -63 to + 64	1	
BRBC	K	В	Jump relative if bit in SREG clear	$(SREG-Bit=0): (PC) \leftarrow (PC) +/- K$	-	1/2	K: -63 to + 64	1	
<u>BREQ</u>	K		Jump relative if Z in SREG set	$(SREG-Z=1): (PC) \leftarrow (PC) +/- K$	-	1/2	K: -63 to + 64	1	
BRNE	K		Jump relative if Z in SREG clear	$(SREG-Z=0): (PC) \leftarrow (PC) +/- K$	-	1/2	K: -63 to + 64	1	
BRCS	K		Jump relative if C in SREG set	$(SREG-C=1): (PC) \leftarrow (PC) +/- K$	-	1/2	K: -63 to + 64	1	
BRCC	K		Jump relative if C in SREG clear	$(SREG-C=0): (PC) \leftarrow (PC) +/- K$	-	1/2	K: -63 to + 64	1	
BRSH	K		Jump relative if C in SREG clear	$(SREG-C=0): (PC) \leftarrow (PC) +/- K$	-	1/2	K: -63 to + 64	1	
BRLO	K		Jump relative if C in SREG set	$(SREG-C=1): (PC) \leftarrow (PC) +/- K$	-	1/2	K: -63 to + 64	1	
BRMI	K		Jump relative if N in SREG set	$(SREG-N=1): (PC) \leftarrow (PC) +/- K$	-	1/2	K: -63 to + 64	1	
BRPL	K		Jump relative if Z in SREG clear	$(SREG-N=1): (PC) \leftarrow (PC) +/- K$	-	1/2	K: -63 to + 64	1	
BRGE	K		Jump relative if S in SREG clear	$(SREG-S=0): (PC) \leftarrow (PC) +/- K$	-	1/2	K: -63 to + 64	1	
BRLT	K		Jump relative if S in SREG set	$(SREG-S=1): (PC) \leftarrow (PC) +/- K$	-	1/2	K: -63 to + 64	1	
BRHS	K		Jump relative if H in SREG set	$(SREG-H=1): (PC) \leftarrow (PC) +/- K$	-	1/2	K: -63 to + 64	1	
BRHC	K		Jump relative if H in SREG clear	$(SREG-H=0): (PC) \leftarrow (PC) +/- K$	-	1/2	K: -63 to + 64	1	
BRTS	K		Jump relative if T in SREG set	$(SREG-T=1): (PC) \leftarrow (PC) +/- K$	-	1/2	K: -63 to + 64	1	
BRTC	K		Jump relative if T in SREG clear	$(SREG-T=0): (PC) \leftarrow (PC) +/- K$	-	1/2	K: -63 to + 64	1	
BRVS	K		Jump relative if V in SREG set	$(SREG-V=1): (PC) \leftarrow (PC) +/- K$	-	1/2	K: -63 to + 64	1	
			Jump relative if V in SREG clear	$(SREG-V=0): (PC) \leftarrow (PC) +/- K$		1/2	K: -63 to + 64	1	

BRIE	K		Jump relative if I in SREG set	$(SREG-I=1): (PC) \leftarrow (PC) +/- K$	-	1/2	K: -63 to +64	1
BRID	K		Jump relative if I in SREG clear	$(SREG-I=0): (PC) \leftarrow (PC) +/- K$	-	1/2	K: -63 to + 64	1
Data copy and load instructions								
MOV	Rx	Ry	Copy register	$Rx \leftarrow Ry$	-	1		1
MOVW	Rx	Ry	Copy register pair	$Rx+1:Rx \leftarrow Ry+1:Ry$	-	1	Rx, Ry: Even	1
<u>LDI</u>	Rh	K	Load constant	$Rh \leftarrow K$	-	1	R: 16 to 31, K: 0 to 255	1
LDS	Rh	A	Copy SRAM byte	$Rx \leftarrow (SRAM-A)$	-	2/3/4	R: 16 to 31	2
<u>LD</u>	Rx	X	Copy SRAM byte on address X	$Rx \leftarrow (X)$	-	2/3/4		1
<u>LD</u>	Rx	X+	Copy SRAM byte on address X and increment address	$Rx \leftarrow (X), X = X + 1$	-	2/3		1
<u>LD</u>	Rx	-X	Decrement X and copy SRAM byte from address X	$X = X - 1, Rx \leftarrow (X)$	-	2/3/4		1
<u>LD</u>	Rx	Y	Copy SRAM byte on address Y	$Rx \leftarrow (Y)$	-	2/3/4		1
<u>LD</u>	Rx	Y+	Copy SRAM byte on address Y and increment address	$Rx \leftarrow (Y), Y = Y + 1$	-	2/3		1
<u>LD</u>	Rx	-Y	Decrement Y and copy SRAM byte at address Y	$Y = Y - 1, Rx \leftarrow (Y)$	-	2/3/4		1
LDD	Rx	Y+K	Copy SRAM byte from address (Y+K)	$Rx \leftarrow (Y+K)$	-	2/3	K: 0 to 63	1
<u>LD</u>	Rx	Z	Copy SRAM byte from address Z	$Rx \leftarrow (Z)$	-	2/3/4		1
<u>LD</u>	Rx	Z+	Copy SRAM byte from address Z and increment address	$Rx \leftarrow (Z), Z = Z + 1$	-	2/3		1
<u>LD</u>	Rx	-Z	Decrement Z and copy SRAM byte from address Z	$Z = Z - 1$, $Rx \leftarrow (Z)$	-	2/3/4		1
LDD	Rx	Z+K	Copy SRAM byte from address (Z+K)	$Rx \leftarrow (Z+K)$	-	2/3	K: 0 to 63	1
<u>STS</u>	A	Rh	Copy to SRAM	$(SRAM-A) \leftarrow Rx$	-	2/3/4	R: 16 to 31	2
<u>ST</u>	X	Rx	Copy to SRAM address in X	$(X) \leftarrow Rx$	-	2/3/4		1
ST	X+	Rx	Copy to SRAM address in X and increment address	$(X) \leftarrow Rx, X = X + 1$	-	2/3		1
<u>ST</u>	-X	Rx	Decrement X and copy to SRAM address X	$X = X - 1, (X) \leftarrow Rx$	-	2/3/4		1
<u>ST</u>	Y	Rx	Copy to SRAM address Y	$(Y) \leftarrow Rx$	-	2/3/4		1
<u>ST</u>	Rx	Y+	Copy to address Y and increment Y	$(Y) \leftarrow Rx, Y = Y + 1$	-	2/3		1
<u>ST</u>	Rx	-Y	Decrement Y and copy to SRAM address Y	$Y = Y - 1, (Y) \leftarrow Rx$	-	2/3/4		1
STD	Y+K	Rx	Copy to SRAM address (Y+K)	$(Y+K) \leftarrow Rx$	-	2/3	K: 0 to 63	1
<u>ST</u>	Z	Rx	Copy to SRAM address Z	$(Z) \leftarrow Rx$	-	2/3/4		1
<u>ST</u>	Z+	Rx	Copy to SRAM address Z and increment Z	$(Z) \leftarrow Rx, Z = Z + 1$	-	2/3		1
<u>ST</u>	-Z	Rx	Decrement Z and copy to SRAM address Z	$Z = Z - 1$, $(Z) \leftarrow Rx$	-	2/3/4		1
STD	Z+K	Rx	Copy to SRAM address (Z+K)	$(Z+K) \leftarrow Rx$	-	2/3	K: 0 to 63	1
<u>LPM</u>			Copy from program memory address (Z) to R0	$R0 \leftarrow (Flash Z)$	-	3		1
<u>LPM</u>	Rx	Z	Copy from program memory address (Z) to register	$Rx \leftarrow (Flash Z)$	-	3		1
<u>LPM</u>	Rx	Z+	Copy from program memory address (Z) to register and increment Z	$Rx \leftarrow (Flash Z), Z = Z + 1$	-	3		1
ELPM			Copy from extended program memory address (EIND+Z) to register R0	$R0 \leftarrow (Flash Z)$	-	3		1
ELPM	Rx	Z	Copy from extended program memory address (EIND+Z) to register	$Rx \leftarrow (Flash Z)$	-	3		1
ELPM	Rx	Z+	Copy from extended program memory address (EIND+Z) to register and increment Z	$Rx \leftarrow (Flash Z), Z = Z + 1$		3		1
SPM			Copy word R1:R0 to program memory address (Z)	$(Flash Z) \leftarrow R1:R0$	-	N		1
SPM	Z+		Copy word R1:R0 to program memory address (Z) and increment Z	$(Flash Z) \leftarrow R1:R0, Z = Z+1$		N		1
<u>IN</u>	Rx	P	Copy port byte	$Rx \leftarrow P$		1	P: 0 to 63	1
OUT	P	Rx	Copy byte to port	$P \leftarrow Rx$	-	1	P: 0 to 63	1
PUSH	Rx		Copy to stack and dekrement (SP)	$(Stack) \leftarrow Rx, SP = SP - 1$	-	2		1

<u>POP</u>	Rx		Copy from stack and increment (SP)	$Rx \leftarrow (Stack), SP = SP + 1$	-	2		1
XCH	Z	Rx	Exchange register with SRAM address (Z)	$Rx \leftrightarrow (Z)$	-	1		1
LAS	Z	Rx	OR register and SRAM (Z) und exchange	$Rx \leftarrow Rx ODER(Z), (Z) \leftrightarrow Rx$	-	1		1
LAC	Z	Rx	AND complement register with SRAM (Z) and copy to SRAM (Z)	$Rx \leftarrow (255-Rx) \text{ UND } (Z), (Z) \leftrightarrow Rx$	-	1		1
LAT	Z,	Rd	XOR register and SRAM (Z) and exchange	$Rx EXOR (Z), Rx \leftrightarrow (Z)$	-	1		1
Bit operations								
<u>LSL</u>	Rx		Logical shift left	$Rx \leftarrow Rx * 2$	Z,C,N,V,H	1		1
<u>LSR</u>	Rx		Logical shift right	$Rx \leftarrow Rx / 2$	Z,C,N,V	1		1
ROL	Rx		Binary rotate left with C	$Rx \leftarrow Rx * 2 \text{ with Bit } 0 = C/C = Bit 7$	Z,C,N,V,H	1		1
ROR	Rx		Binary rotate right with C	$Rx \leftarrow Rx / 2 \text{ with Bit } 7 = C/C = Bit 0$	Z,C,N,V	1		1
ASR	Rx		Arithmetical shift right	$Rx \leftarrow Rx(6:0) / 2$, Bit $6 = 0$	Z,C,N,V	1		1
<u>SWAP</u>	Rx		Exchange upper and lower nibble	$Rx \leftarrow (7:4) \leftrightarrow (3:0)$	-	1		1
BSET	В		Set bit in SREG	$SREG \leftarrow SREG \ OR \ (1 \le B)$	-	1	B: 0 to 7	1
BCLR	В		Clear bit in SREG	$SREG \leftarrow SREG AND (255-(1 << B))$	-	1	B: 0 to 7	1
<u>SBI</u>	PL	В	Set bit in port	$PL \leftarrow PL OR (1 << B)$	-	2	PL: 0 to 31, B: 0 to 7	1
<u>CBI</u>	PL	В	Clear bit in port	PL ← PL AND (255-(1< <b))< td=""><td>-</td><td>2</td><td>PL: 0 to 31, B: 0 to 7</td><td>1</td></b))<>	-	2	PL: 0 to 31, B: 0 to 7	1
BST	Rx	В	Copy register bit to T	SREG-T ← Rx-Bit B	-	1	B: 0 to 7	1
BLD	Rx	В	Copy T to register bit	$Rx\text{-Bit B} \leftarrow T$	-	1	B: 0 to 7	1
SEC			Set SREG C	SREG-Bit C ← 1	-	1		1
CLC			Clear SREG C	SREG-Bit $C \leftarrow 0$	-	1		1
SEN			Set SREG N	SREG-Bit N ← 1	-	1		1
CLN			Clear SREG N	SREG-Bit N \leftarrow 0	-	1		1
SEZ			Set SREG Z	SREG-Bit $Z \leftarrow 1$	-	1		1
CLZ			Clear SREG Z	SREG-Bit $Z \leftarrow 0$	-	1		1
<u>SEI</u>			Set SREG I	SREG-Bit I ← 1	-	1		1
CLI			Clear SREG I	SREG-Bit I \leftarrow 0	-	1		1
SES			Set SREG S	SREG-Bit S \leftarrow 1	-	1		1
CLS			Clear SREG S	SREG-Bit S \leftarrow 0	-	1		1
SEV			Set SREG V	SREG-Bit V \leftarrow 1	-	1		1
CLV			Clear SREG V	SREG-Bit V $\leftarrow 0$	-	1		1
<u>SET</u>			Set SREG T	SREG-Bit T ← 1	-	1		1
CLT			Clear SREG T	SREG-Bit T \leftarrow 0	-	1		1
SEH			Set SREG H	SREG-Bit H ← 1	-	1		1
CLH			Clear SREG H	SREG-Bit H \leftarrow 0	-	1		1
Controller instructions								
BREAK			Stop execution, control to debugger		-	1		1
<u>NOP</u>			Do nothing		-	1		1
SLEEP			Sleep		-	1		1
WDR			Clear watchdog	WDR counter $\leftarrow 0$	-	1		1
©2017 by w	WW OVE	ocm tut	orial net		-			

©2017 by www.avr-asm-tutorial.net