

# Hardware Test Sheet

MSc in Digital Systems Engineering  
Department of Electronics  
University of York

Group Project



## Contents

1	Test #1.....	3
2	Tester name: Matt Reynolds .....	3
3	Test date start: 29/06/2020 .....	3
4	Test date finish: 01/07/2020.....	3
5	UUT typology (VHDL entity / custom IP / subsystem) .....	3
6	UUT name: fixedPoint_to_signed.....	3
7	Hardware block design screenshot .....	3
8	Objective of test .....	3
9	Testbench description / test strategy overview:.....	3
10	Test results:.....	4
11	Observations: .....	4
12	Grade (pass/fail): Pass.....	5
13	Hardware manager approval signature.....	5



## 10 Test results:

An error message is printed during setup, as there are a number of clock cycles which occur prior to the input data being activated. However, as indicated by the TCL console output below, the output and input data are still equivalent. The issue is that initialising the VHDL type *sfixed* to zero requires extra processing, which is not required here. Therefore, the testbench values receive 'U' while the circuit is reset and initialised. Once input data is supplied via the .dat file, this problem is removed.

```
Time: 160 ns Iteration: 0 Process: /fixedConvert_TB/verify_p File:
C:/Users/Matt/Documents/Group_Project/VivadoProjects/Distortion_Proj_1/Distortion_Proj_1.srscs/sim_1/new/fixed
Convert_TB.vhd
Warning: Incorrect data conversion
Output: 0
Input: 0
```

It then follows that all values pass the assert statement, once the test begins.

```
Time: 170 ns Iteration: 0 Process: /fixedConvert_TB/verify_p File:
C:/Users/Matt/Documents/Group_Project/VivadoProjects/Distortion_Proj_1/Distortion_Proj_1.srscs/sim_1/new/fixed
Convert_TB.vhd
Note: +++ Correct output +++
```

```
Time: 180 ns Iteration: 0 Process: /fixedConvert_TB/verify_p File:
C:/Users/Matt/Documents/Group_Project/VivadoProjects/Distortion_Proj_1/Distortion_Proj_1.srscs/sim_1/new/fixed
Convert_TB.vhd
Note: +++ Correct output +++
```

...

```
Time: 10150 ns Iteration: 0 Process: /fixedConvert_TB/verify_p File:
C:/Users/Matt/Documents/Group_Project/VivadoProjects/Distortion_Proj_1/Distortion_Proj_1.srscs/sim_1/new/fixed
Convert_TB.vhd
Note: +++ Correct output +++
```

There is one instance where a value is truncated. This is only a result of the VHDL REPORT statement. It is required that values are reported as INTEGER'IMAGE, this method only supports values of a certain size.

```
Time: 10140 ns Iteration: 0 Process: /fixedConvert_TB/verify_p File:
C:/Users/Matt/Documents/Group_Project/VivadoProjects/Distortion_Proj_1/Distortion_Proj_1.srscs/sim_1/new/fixed
Convert_TB.vhd
Warning: :fixed_pkg:TO_SFISED(REAL): vector truncated
```

I have verified the samples at this time (10140 ns) by hand, and can confirm that they are correct.

Name	Value	10,120 ns	10,130 ns	10,140 ns
Inputs				
clock	0			
reset	0			
> fromCODEC[0:-23]	0.998000025749207	0.991999983780	0.99399995803833	0.996000051498413
Outputs				
> toDSP[23:0]	8338276	8304722	8321499	8338276
Internal				
> CODEC_shifted[23:-23]	8338276.0	8304722.0	8321499.0	8338276.0
> CODEC_temp[23:-23]	0.996000051498413	0.991999983787537	0.99399995803833	0.996000051498413

## 11 Observations:

There is an internal signal (CODEC\_temp) which loses the signed information. Any future user of this entity, should note that this is by design and does not produce incorrect results at the output. It is related to the temporary transfer of data before shifting and the signed information is preserved at the output.

**12 Grade (pass/fail): Pass**

## 13 Hardware manager approval signature

01/07/2020

18/08/2020

X *M. Reynolds*

---

Matt Reynolds

Hardware Manager

Signed by: 645892a3-94a8-42ef-8ccc-0fe12b98ad6a

X *Simone Ledda*

---

Simone Ledda

Test Manager

Signed by: afcb6896-9ce1-4821-8979-577ea3a903e5